

**riscure**

driving your security forward

**EMBEDDED SECURITY IN  
A 5G WORLD**

**JASPER VAN  
WOUDENBERG**




# ABOUT JASPER

CTO Riscure North America

Author “Hardware Hacking Handbook”

- Software security since y2k
- Riscure: SCA/FI/Hardware security since 2005
- Author since 2021
- Grey hair since ~~2015~~ becoming a father




<https://www.hardwarehacking.io/>






<https://linkedin.com/jaspervw>  
<https://twitter.com/@jzvw>


# TYPES OF HARDWARE ATTACKS














Signal processing



Leakage modeling











### Advantages Of The Reset Glitch Chip



Budget Priced \$199 installed with a 500Gig Hard drive

**Custom Dashboards MAME Arcade Games Homebrew**

**Software Emulators**

**Can easy be Installed by a 10 year old Child**







# HOW MUCH SECURITY DO WE NEED?

# WHY DO WE NEED SECURITY AT ALL?

- Brand risk
- Monetary loss

Internal  
incentives



- Health & safety
- Certification & regulatory
- National security

External  
incentives





# WHAT DOES 5G MEAN FOR CHIP SECURITY?


Attackers:

- Garage-level hobbyist
- Industry competition
- Hacktivism
- Criminal enterprise
- Nation states

Rating security:

<https://www.sogis.eu/documents/cc/domains/sc/JIL-Application-of-Attack-Potential-to-Smartcards-v3-1.pdf>

# HARDWARE SECURITY PROCESS





# HARDWARE SECURITY PROCESS

Threat modeling

Continuous

Protect what from whom?

Simulation


Pre-silicon

Verify security while fixable in hw

Testing


Post-silicon

Verify security, sw or next tapeout fixes



# **PRE-SILICON CASE STUDY: MASKED AES DESIGN**

# SCA SIMULATION: SCATE



# POWER TRACE GENERATION RUNTIME SUMMARY

AES Core	RTL Gate Count	Synthesis Gate Count	P&R Gate Count	RTL Trace Gen. Time	Synthesis Trace Gen. Time	P&R Trace Gen. Time
aes_256_serial_wd dl	20991	19038	20991	1:20:21	3:54:20	4:03:43
aes_256_serial	6808	5849	7136	0:38:23	1:52:03	2:22:33
picoaes	10663	8765	9833	0:29:38	1:48:00	2:44:35
aes_256	278800	275412	297010	1:59:06	6:34:21	12:55:57
aes_fast_mix_sub	31321	25455	27627	1:18:15	2:32:13	3:02:21
aes_sbox_scramble 2	32514	28928	31192	3:20:11	3:44:57	4:35:44
femtoaes	4274	3442	4177	1:01:53	1:50:10	2:05:47
aes_128_serial	5303	4335	5101	1:02:58	1:39:51	1:55:03

- HDL simulation of 256 traces – 12x parallel
- Dominant runtimes: place and route, power analysis
- Time per trace improves slightly with increased power trace count



Overview

Leaky signals


Leaky elements

Source

VCD

Trace


Leaky signals



Max. leakage



Histogram of 1st order Welch-t (100 buckets) nonspecific test 56190 signals in 43 time windows



Overview Leaky signals Leaky elements Source VCD Trace

Select all

	↕signal1	↕rank_sum	▼sum
	<input type="checkbox"/> filter data...	<input type="checkbox"/>	<input type="checkbox"/>
<input type="checkbox"/>	test_aes_128.uut._10691_.1_	1	68.82745845829957
<input type="checkbox"/>	test_aes_128.uut._03304_	2	68.82745845829957
<input type="checkbox"/>	test_aes_128.uut._10690_.Y	3	68.82745845829957
<input type="checkbox"/>	test_aes_128.uut._10691_.B	4	68.82745845829957
<input type="checkbox"/>	test_aes_128.uut._10690_.4_	5	68.82745845829957
<input type="checkbox"/>	test_aes_128.uut._11132_.4_	6	68.27002063177406
<input type="checkbox"/>	test_aes_128.uut._03746_	7	68.27002063177406
<input type="checkbox"/>	test_aes_128.uut._11132_.Y	8	68.27002063177406
<input type="checkbox"/>	test_aes_128.uut._11133_.B	9	68.27002063177406
<input type="checkbox"/>	test_aes_128.uut._11133_.1_	10	68.27002063177406

Overview Leaky signals Leaky elements Source VCD Trace

Select all

signal1	rank_sum	sum
filter data...		
<input checked="" type="checkbox"/> test_aes_128.uut.round.sbox[0].sbe.inv.dinv._122_.1_	1	71.20231574599406
<input checked="" type="checkbox"/> test_aes_128.uut.round.sbox[0].sbe.inv.dinv._043_	2	71.20231574599406
<input checked="" type="checkbox"/> test_aes_128.uut.round.sbox[0].sbe.inv.dinv._121_.Y	3	71.20231574599406
<input checked="" type="checkbox"/> test_aes_128.uut.round.sbox[0].sbe.inv.dinv._122_.B	4	71.20231574599406
<input checked="" type="checkbox"/> test_aes_128.uut.round.sbox[0].sbe.inv.dinv._121_.4_	5	71.20231574599406
<input checked="" type="checkbox"/> test_aes_128.uut.round.sbox[0].sbe.inv._179_	6	70.70803634553815
<input checked="" type="checkbox"/> test_aes_128.uut.round.sbox[0].sbe.inv._497_.Y	7	70.70803634553815
<input checked="" type="checkbox"/> test_aes_128.uut.round.sbox[0].sbe.inv._498_.B	8	70.70803634553815
<input checked="" type="checkbox"/> test_aes_128.uut.round.sbox[0].sbe.inv._497_.4_	9	70.70803634553815
<input checked="" type="checkbox"/> test_aes_128.uut.round.sbox[0].sbe.inv._498_.1_	10	70.70803634553815

[Overview](#) [Leaky signals](#) [Leaky elements](#) [Source](#) [VCD](#) [Trace](#)

```
53 endmodule
54
55 /* inverse in GF(2^4)/GF(2^2), using normal basis [alpha^8, alpha^2] */
56 (*keep_hierarchy *) module GF_INV_4 ( A, M, N, Q );
57     input [3:0] A;
58     input [3:0] M; /* input mask */
59     input [3:0] N; /* output mask */
60     output [3:0] Q;
61     (*nokeep*) wire [1:0] a, b, m, n, c, e, d, p, q, an, mb, mn, m2, dn, em, qm;
62     (*nokeep*) wire [1:0] csa, csb, cst, qsa, qsb, dm, psa, psb, cm, pm; /* partial sums */
63     (*nokeep*) wire [2:0] af, bf, mf, nf, ef, df; /* factors w/ bit sums */
64
65     assign a = A[3:2];
66     assign b = A[1:0];
67     assign m = M[3:2];
68     assign n = M[1:0];
69     assign m2 = N[3:2]; // mask for 2-bit sums, indep of M
70     FAC_2 afac(a, af);
71     FAC_2 bfac(b, bf);
72     FAC_2 mfac(m, mf);
73     FAC_2 nfac(n, nf);
74     GF_MULS_2 anmul(af, nf, an);
75     GF_MULS_2 mbmul(mf, bf, mb);
76     GF_MULS_2 mnmul(mf, nf, mn);
77 // YO! NEED TO DO SUMMATION BELOW IN SEQUENTIAL ORDER FOR SECURITY !!!!
78 /* optimize section below using NOR gates */
79     assign cst = { /* note: ~/ syntax for NOR won't compile */
80         ~(a[1] | b[1]) ^ (~(af[2] & bf[2])),
81         ~(af[2] | bf[2]) ^ (~(a[0] & b[0])) }

```

# Masking – unconstrained synthesis

Overview




Leaky signals

Leaky elements

Source

VCD

Trace




$$x \oplus m_1 \rightarrow x \oplus m_2$$

$$((x \oplus m_1) \oplus m_1) \oplus m_2 \rightarrow x \oplus m_2$$

# Masking – constrained synthesis

Overview Leaky signals Leaky elements Source VCD Trace


Leaky signals



Max. leakage



Histogram of 1st order Welch-t (100 buckets) nonspecific test 318444 signals in 43 time windows




$$x \oplus m_1 \rightarrow x \oplus m_2$$

$$((x \oplus m_1) \oplus m_2) \oplus m_1 \rightarrow x \oplus m_2$$




# CASE STUDY: MASKED AES DESIGN




- Implementation of masking requires only basic understanding of security
- Leakage introduced by synthesis caught!
- Smaller risk of leakage post-silicon

# **POST-SILICON CASE STUDY: SCREAMING CHANNELS**




Die of nRF51822



PC




SDR




Target with PCB Antenna

Antenna




## Unlock scheme used by Google Eddystone Beacons


- $f_{target} = f_{channel} \pm \lambda * f_{board}$
- $f_{board} = 64MHz$
- $f_{channel} = 2.4GHz$
- $\lambda = 2$
  
- Encryptions off





- $f_{target} = f_{channel} \pm \lambda * f_{board}$
- $f_{board} = 64MHz$
- $f_{channel} = 2.4GHz$
- $\lambda = 2$
  
- Encryptions **on**






### Screaming Channels Traces template attack:

- a. 70,000x1 for training with a fixed random key.
- b. 33,000x1 for attacking with a fixed random key.

# CONCLUSION


# CONCLUSION

- Scaling of number of devices through 5g requires **scaling security**
- Good security is not an accident, but an engineering discipline
  - Threat model
  - Validate at every stage!
- Security is only enabled through **recognition of actual risks**
  - Brand, financial, health/safety, certification, nat'l security
- **Chip security** requires **countermeasures** against **hardware and software** attacks
- **Scale** can only be achieved through **automation**



# ACKNOWLEDGMENTS

- Screaming Channels – Zhenyuan (Charlotte) Liu, Cees-Bart Breunese
  - And the authors of the academic papers
- Panasayya Yalla – Threat modeling / secure design slides
- SCATE acknowledgements:
  - Peter Grossman et al, Intrinsic (a CEVA company)
  - Patrick Shaumont et al, Worcester Polytechnic Institute
  - Shreyas Sen et al, Purdue University
  - Cees Breunese, Nicole Fern, Raj Velegalati, Riscure



## Riscure B.V.

Frontier Building, Delftechpark 49

2628 XJ Delft

The Netherlands

Phone: +31 15 251 40 90

[www.riscure.com](http://www.riscure.com)

## Riscure North America

550 Kearny St., Suite 330

San Francisco, CA 94108 USA

Phone: +1 650 646 99 79

[inforequest@riscure.com](mailto:inforequest@riscure.com)

## Riscure China

Room 2030-31, No. 989, Changle Road,

Shanghai 200031

China

Phone: +86 21 5117 5435

[inforcn@riscure.com](mailto:inforcn@riscure.com)



# riscure



driving your security forward




# BACKUP SLIDES


# ATTACK TREES


- Introduced by Bruce Schneier et al.
- Conceptual attack diagrams
- Different ways to reach an asset





# THREAT MODELING DETAILS











# **PRE-SILICON CASE STUDY: RISC-V ROM HARDENING**

# CPU CASE STUDY: PICORV32

Identify sensitive RTL registers




How can we flip a branch condition?

- Use picorv32 core
- Brute-force all single flips for all clocks and all registers/wires

<https://github.com/YosysHQ/picorv32>

```
1 void secureboot(void) {
2     set_test_status(TEST_START);
3     debug("branch test\n");
4
5     set_test_status(TEST_TRIGGER_UP);
6     char success = *(volatile unsigned char *) (UART0_BASE_ADDR);
7     if(success) {
8         set_test_status(TEST_TRIGGER_DOWN);
9         debug("success\n");
10        set_test_status(TEST_FI_SUCCESS);
11    } else {
12        set_test_status(TEST_TRIGGER_DOWN);
13        debug("failure\n");
14        set_test_status(TEST_FI_FAIL);
15    }
16 }
```


# TOP SIGNALS SENSITIVE TO FAULTS



- Reg\_next\_pc particularly vulnerable
- Long tail not shown here (408 signals total)


# CPU CASE STUDY: PICORV32

	Vanilla	Harden RTL	Harden sw	Harden RTL + sw
Total	1386400	1540800	1386400	1540800
Exploitable faults	408	358	20	2
Exploitable signals	268	264	4	2
Detections	0	0	376	361



(this experiment is waaay to limited to conclude anything general about hardware vs software countermeasures)

# CPU CASE STUDY: PICORV32



- Reducing FI was as trivial as adding redundancy
- Re-running tool allows validating various countermeasure options