

# Passage—A Wafer-Scale, Programmable Photonic Communication Substrate

Steve Klinger, VP Product  
Lightmatter



1  
TEAM



Investors

- GV (Google Ventures)
- Spark Capital
- Matrix Partners
- Viking Global
- Hewlett-Packard Enterprise
- Massachusetts Institute of Technology
- Stanford University

2  
OFFICES




Boston




Mountain View

3  
PRODUCTS



Envisi



Passage

```

import torch
import idiom
from megatron.model import BertModel # Megatron BERT with 1.3B parameters
from huggingface_datasets import load_dataset
def main():
    args = IdiomCLI.parse_args()
    model = Idiom.models.load_model(args.model_id)
    model = torch.nn.DataParallel(model)
    model = model.cuda(args.device)
    dataset = load_dataset(args.dataset)
    sampler = torch.utils.data.SequentialSampler(dataset)
    loader = torch.utils.data.DataLoader(
        dataset, sampler=sampler, batch_size=args.batch_size)
    outputs = []
    for batch in loader:
        batch = idiom.cuda(batch)
        outputs.append(model(*batch))
    serial_idiom.metrics.compute_metrics(outputs)


```

Idiom

105  
EMPLOYEES



 Nicholas Harris, PhD Founder, CEO	 Darius Bunandar, PhD Founder, Chief Scientist
 Thomas Graham Founder, Biz/Ops	 Richard Ho, PhD VP, HW Engineering
 Ritesh Jain VP, System Engineering	 Ayon Basumallik, PhD VP, SW Engineering
 Steve Klingner VP, Product	 Aravind Kalaiah, PhD Director, ML Science
 Jessie Zhang VP, Finance	 Bob Turner VP, Sales

115  
PATENTS




Let's talk about  
silicon photonics.

## 300mm CMOS Fab




# A Sense of Scale

Optical fibers versus nanophotonic waveguides




# What does silicon photonics look like?



# Enabling new communications technologies

Closer and closer to the chip



## Why bring optics closer to the SoC?





- Disaggregation
- Data closer to compute
- PCB trace losses too high for long, high-speed links
- SoC die sizes max'd out, can't accommodate large #'s of LR SerDes
- Reduction in interconnect power
- Increased bandwidth over pluggables
- Higher bandwidth density at die edge
- Bypass intermediate stages (PCIe)

Challenges at chip and system level with co-packaged optics.




# Optical Fiber Attach

Expensive, low throughput



# Optical Fiber Beachfront Density

Fibers are massive



2.4 cm

XPU (850mm<sup>2</sup>)

3.6 cm


Max Fiber Count

200

# Chiplets and Co-packaged Optics


## Scaling challenges

### CHIPLET BISECTION BANDWIDTH




Beachfront and bandwidth are fundamentally linked in chiplet processors. Big chips are at odds with high yield.

### MORE HOPS, MORE ENERGY



Each chiplet hop adds to communications energy consumption. Building large chiplet arrays this way will incur significant energy costs.


### CHIPLET XPU & CPO




- Fibers have low beachfront density
- More wavelengths, more BW
- Static interconnect

# System Level


Serviceability, manufacturability, yield




CO-PACKAGED OPTICS ALL-ALL



# PASSAGE™





# Passage™



At a high level

## Technical Specifications

- Diced from 300mm SOI wafer
- Up to 48 full-reticle tiles
- Single hop anywhere, 2ns max latency
- Up to 768 Tbps per tile intra-Passage
- Up to 128 Tbps per fiber attach
- 1 ms topology programming time

## User Experience


- From 8 sockets to 1
- UCle or SERDES interface
- Standard chip-on-wafer packaging
- Supports HBM
- In-the-field repair
- Fewer fiber attaches
- Dynamic status monitoring



PHOTONIC WAVEGUIDES

40x

3um PITCH




Uniform architecture allows flexible dicing based upon end application



Directly compatible with SERDES PHYs and targeting UCle support 2023.

# Cross Section


## Chip-on-wafer Packaging





# What Makes It Possible

(Stitching Waveguides and Metal) + (Lasers and Transistors)





**0.004 dB**  
loss per reticle boundary crossing.



# What Makes It Possible

## Optical Circuit Switching

### MACH-ZEHNDER INTERFEROMETER




### RING RESONATOR




# What Does Switching Look Like?

NIR Microscopy of an array of optical circuit switch elements





# Dynamic Topologies

All-All






# Dynamic Topologies

1-D Ring




# First Silicon Success

The world's first photonic wafer-scale interconnect



## Passage™ Alpha Silicon

- <50 Watts
- 32 channels per site, 1.024 Tbps
- 32 Gbps per channel NRZ
- 48 x 800mm<sup>2</sup> tiles
- 288x 50 mW Lasers
- 6,144 DACs
- 6,144 MZIs
- 150,000 photonic components
- JTAG interface
- Integrated Lasers, transistors, photonics
- Programmable interconnect topologies




Photonic waveguides with  
~4 µm pitch.


# Solutions LM is Driving

A variety of applications

## DISAGGREGATION



## DYNAMIC COMPUTE ALLOCATION & AIR GAP ISOLATION



# THANK YOU

