## When Chips Become 3D Systems...The Challenges of 3DHI

John Park (jpark@cadence.com) Product Management Group Director



## Simply Following Moore's Law Alone is No Longer the Best Technical and Economical Path Forward









#### cādence

#### SiP/MCM vs. Chiplet-Based (Heterogeneous Integration) Architectures The transition from system on a chip (SoC) to system in a package (SiP)



## Heterogenous Integration Leverages Multiple Packaging Technologies



## The Nuances of 3DHI Packaging



## 3D Packaging Versus Silicon Stacking (3DHI)

#### **3D Packaging**

- Solder-based connections
- Each die designed independently
- I/O buffer to I/O buffer signaling



#### Silicon Stacking

- Solder-free connections
- Single RTL partitioned at implementation
- DBI, hybrid-bond, cu-to-cu, direct connection



cādence

## The Needs of IC and Systems Designers are Converging



## Multi-Chiplet 3D Ecosystem Challenges



Die/Chiplet Overhang



Die/Chiplet Spacing to Substrate Edge



Die/Chiplet to Die/Chiplet Spacing





Die/Chiplet Center to Center Offset Tombstone Effect (% size diff)

Die/Chiplet Stack Height

#### **Assembly Design Kits**

- PDK equivalent for the entire multi-chiplet assembly
- Historically, OSATs have not provided sufficient data to package designers
  - OSATs have large design centers to off-set this limited formal sharing of design requirements
- Foundries are helping to drive the concept of a PDK into the packaging world



#### **COTS Chiplets**

- Most chiplet-based designs are in a closed ecosystem
- Business case for IP companies to provide 3<sup>rd</sup> type of IP
- Standard exchange formats are lacking
- Common communication interface
  - AIB, UCIe, BoW, OpenHBI, ...
  - Too many packaging options to standardize on a single interface

cādence

## Multi-Chiplet 3D Challenges





#### **Complex Design Flows**

• Explosion in the number of design tools required

- System-level assembly planning, optimization and risk management
- Design partition strategies including D2D chiplets, thermal & off-package IO
- $\circ\,\text{Need}$  for common database for entire 3D-IC system
  - Chips, chiplets, tiles, packaging and PCB
- Early-stage Thermal and Electrical analysis

#### **Analysis and Sign-Off**

• STA with automated corner reduction

- Rule-deck-free systemLVS
  - Alignment and connectivity checking
- o Multi-die EMIR
- Accounting for dynamic loading across multiple die
  Comprehensive thermal stress and CMP planarity checks
  New 3D-IC test standards
- Very large structures (billions of instances) need 3D-EM modeling

## Multi-Chiplet 3D Challenges





#### **3D Implementation**

- Design size capacity
- Support for chiplets across multiple nodes/technologies (PDKs)
- Concurrent editing of multiple devices at full transistor-level detail

 $\circ$  No abstraction

- o On-the-fly die splitting and re-partitioning in Z direction
- $\circ$  Timing driven cross-chip(let) routing
- $\circ \text{Co-design}$  with packaging

#### **Advanced Packaging**

- o Transitioning from laminate design to silicon design
  - Formal sign-off of DRC and LVS
- Differencing power/ground routing styles
  - o Stripes/rails
  - Copper pour
- o Advanced metal balancing
- o Design capacity
  - Tens of thousands to hundreds of thousands (or more)

## What to Look for in a Next-Generation 3D Integration Platform...





Advanced Packaging and 3DHI are Driving More-Than-Moore

Heterogenous Integration Leverages Multiple Packaging Technologies

Several New Challenges Facing Designers Moving to 3DHI

Is it Time to Reevaluate Your Design Methodology?



# cādence

© 2020 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <u>www.cadence.com/go/trademarks</u> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.