



# System Foundry and the Chiplet Revolution

Bob Brennan

GM, Customer Solutions Engineering  
VP, Intel® Foundry Services

# Legal Notices and Disclaimers

Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at [www.intc.com](http://www.intc.com).

All product plans and roadmaps are subject to change without notice. Any forecasts of goods and services needed for Intel's operations are provided for discussion purposes only. Intel will have no liability to make any purchase in connection with forecasts published in this document. Code names are often used by Intel to identify products, technologies, or services that are in development and usage may change over time. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others. This document contains information on products and/or processes in development.


# Outline

- System Foundry Overview (IFS)
- Industry Vision & Motivation
- Technology Needed – Architecture, Design, Debug & Test
- Industry Case Studies

# IFS Overview

From Wafers to System



# Wafer Foundry



IEEE EDPS 2022



# Moore's Law Alive and Well



Future projections based on products still in design. Future transistor counts are projections and are inherently uncertain


IEEE EDPS 2022

1 <b>H</b> Hydrogen 1.008																	2 <b>He</b> Helium 4.002602						
3 <b>Li</b> Lithium 6.94	4 <b>Be</b> Beryllium 9.0121831																	5 <b>B</b> Boron 10.81	6 <b>C</b> Carbon	7 <b>N</b> Nitrogen 14.007	8 <b>O</b> Oxygen 15.999	9 <b>F</b> Fluorine 18.998403163	10 <b>Ne</b> Neon 20.1797
11 <b>Na</b> Sodium 22.98976928	12 <b>Mg</b> Magnesium 24.305																	13 <b>Al</b> Aluminium 26.9815385	14 <b>Si</b> Silicon 28.085	15 <b>P</b> Phosphorus 30.973761998	16 <b>S</b> Sulfur 32.06	17 <b>Cl</b> Chlorine 35.45	18 <b>Ar</b> Argon 39.948
19 <b>K</b> Potassium 39.0983	20 <b>Ca</b> Calcium 40.078	21 <b>Sc</b> Scandium 44.955908	22 <b>Ti</b> Titanium 47.867	23 <b>V</b> Vanadium 50.9415	24 <b>Cr</b> Chromium 51.9961	25 <b>Mn</b> Manganese 54.938044	26 <b>Fe</b> Iron 55.845	27 <b>Co</b> Cobalt 58.933194	28 <b>Ni</b> Nickel 58.6934	29 <b>Cu</b> Copper 63.546	30 <b>Zn</b> Zinc 65.38	31 <b>Ga</b> Gallium 69.723	32 <b>Ge</b> Germanium 72.630	33 <b>As</b> Arsenic 74.921595	34 <b>Se</b> Selenium 78.971	35 <b>Br</b> Bromine 79.904	36 <b>Kr</b> Krypton 83.798						
37 <b>Rb</b> Rubidium 85.4678	38 <b>Sr</b> Strontium 87.62	39 <b>Y</b> Yttrium 88.90584	40 <b>Zr</b> Zirconium 91.224	41 <b>Nb</b> Niobium 92.90637	42 <b>Mo</b> Molybdenum 95.95	43 <b>Tc</b> Technetium (98)	44 <b>Ru</b> Ruthenium 101.07	45 <b>Rh</b> Rhodium 102.90550	46 <b>Pd</b> Palladium 106.42	47 <b>Ag</b> Silver 107.8682	48 <b>Cd</b> Cadmium 112.414	49 <b>In</b> Indium 114.818	50 <b>Sn</b> Tin 118.710	51 <b>Sb</b> Antimony 121.760	52 <b>Te</b> Tellurium 127.60	53 <b>I</b> Iodine 126.90447	54 <b>Xe</b> Xenon 131.293						
55 <b>Cs</b> Caesium 132.90545196	56 <b>Ba</b> Barium 137.327	57 - 71 Lanthanoids	72 <b>Hf</b> Hafnium 178.49	73 <b>Ta</b> Tantalum 180.94788	74 <b>W</b> Tungsten 183.84	75 <b>Re</b> Rhenium 186.207	76 <b>Os</b> Osmium 190.23	77 <b>Ir</b> Iridium 192.217	78 <b>Pt</b> Platinum 195.084	79 <b>Au</b> Gold 196.966569	80 <b>Hg</b> Mercury 200.592	81 <b>Tl</b> Thallium 204.38	82 <b>Pb</b> Lead 207.2	83 <b>Bi</b> Bismuth 208.98040	84 <b>Po</b> Polonium (209)	85 <b>At</b> Astatine (210)	86 <b>Rn</b> Radon (222)						
87 <b>Fr</b> Francium (223)	88 <b>Ra</b> Radium (226)	89 - 103 Actinoids	104 <b>Rf</b> Rutherfordium (267)	105 <b>Db</b> Dubnium (268)	106 <b>Sg</b> Seaborgium (269)	107 <b>Bh</b> Bohrium (270)	108 <b>Hs</b> Hassium (269)	109 <b>Mt</b> Meitnerium (278)	110 <b>Ds</b> Darmstadtium (281)	111 <b>Rg</b> Roentgenium (282)	112 <b>Cn</b> Copernicium (285)	113 <b>Nh</b> Nihonium (286)	114 <b>Fl</b> Flerovium (289)	115 <b>Mc</b> Moscovium (289)	116 <b>Lv</b> Livermorium (293)	117 <b>Ts</b> Tennessine (294)	118 <b>Og</b> Oganesson (294)						

**We will not rest until the periodic table is exhausted**

57 <b>La</b> Lanthanum 138.90547	58 <b>Ce</b> Cerium 140.116	59 <b>Pr</b> Praseodymium 140.90766	60 <b>Nd</b> Neodymium 144.242	61 <b>Pm</b> Promethium (145)	62 <b>Sm</b> Samarium 150.36	63 <b>Eu</b> Europium 151.964	64 <b>Gd</b> Gadolinium 157.25	65 <b>Tb</b> Terbium 158.92535	66 <b>Dy</b> Dysprosium 162.500	67 <b>Ho</b> Holmium 164.93033	68 <b>Er</b> Erbium 167.259	69 <b>Tm</b> Thulium 168.93422	70 <b>Yb</b> Ytterbium 173.045	71 <b>Lu</b> Lutetium 174.9668
89 <b>Ac</b> Actinium (227)	90 <b>Th</b> Thorium 232.0377	91 <b>Pa</b> Protactinium 231.03588	92 <b>U</b> Uranium 238.02891	93 <b>Np</b> Neptunium (237)	94 <b>Pu</b> Plutonium (244)	95 <b>Am</b> Americium (243)	96 <b>Cm</b> Curium (247)	97 <b>Bk</b> Berkelium (247)	98 <b>Cf</b> Californium (251)	99 <b>Es</b> Einsteinium (252)	100 <b>Fm</b> Fermium (257)	101 <b>Md</b> Mendelevium (258)	102 <b>No</b> Nobelium (259)	103 <b>Lr</b> Lawrencium (266)

# Intel Package Technology




\*Graphic is for illustrative purposes only and is not to scale



# Systems Foundry


Wafers



Packaging



Chiplets



Software



# IFS as an Open System Foundry



Secure Solution



System Software



Open SW Stack


- Operating System
- Virtualization
- BIOS
- Firmware
- Tools & Compilers



System of Chips



System Partitioning




Intel® Chiplet Studio™ Suite

Accelerated Silicon Services



Architecture

Intel® Docea™



Thermals

Intel® Coherent™



Performance



Security – Manageability - Test/Debug

Differentiated IP




ASiC




Validation

Package & Interconnect Optimization



EMIB



Foveros

Silicon



Intel 16



Intel 3



Intel 18A

IEEE EDPS 2022



# Industry Vision

# Moore's Predicted "Day of Reckoning"

*"It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected<sup>1</sup>."*

-Gordon E. Moore


<sup>1</sup>: "[Cramming more components onto integrated circuits](#)", Electronics, Volume 38, Number 8, April 19, 1965



Image: Intel®

# System on Chip -> System of Chips


“Catalyzing the Impossible: Silicon, Software, and Smarts for the SysMoore Era” – Dr. Aart de Geus



Source: Synopsys, <https://www.synopsys.com/glossary/what-is-sysmoore.html>

# Google Cloud Blog\*: A Chiplet Innovation Ecosystem for a New Era of Custom Silicon

## Growing Demand for AI



Google Tensor Processing Unit

## Growing Demand for Video (YouTube, Live Streaming)



Google Video Coding Unit


Image credit: Google

## What's needed:

- Modularity
- Optimized Silicon and Package
- Open Standards, examples:
  - IO
  - Protocols
  - Security
  - Management

\*<https://cloud.google.com/blog/topics/systems/open-chiplet-ecosystem-powering-next-era-of-custom-silicon>

# Intel® Vision: The “Chiplet Revolution”




\*relative to PCIe G5 x16



# Industry Inflection Points




# Motivation : Cost & Manufacturing Optimization



## Input Variables:

- Die Area
- # of Chiplets
- Wafer Cost
- Defect Density
- Package/Assembly/Test
- Known Good Die
- Die Area Tax & Overhead




\*Probabilistic trend by 1std dev


Source: Intel® Model

Reference: <https://ieeexplore.ieee.org/document/9758914>  
"Heterogeneous Integration of Chiplets: Cost and Yield Tradeoff Analysis"


# Motivation : Process Technology Optimization



# Motivation : AI Memory BW/Power Gap



2020 AI Compute ~ 400 Tops  
0.06 B/F → 25 TB/s  
Source: Intel®




Source: Intel®

❑ Insatiable Memory Bandwidth

❑ The energy efficiency gap is getting bigger


# Motivation: R&D Cost and Product Velocity



Source: Lapadeus, M., "Big Trouble At 3nm", Semiconductor Engineering, June 21, 2018  
cited in IEEE Heterogeneous Integration Roadmap  
[https://eps.ieee.org/images/files/HIR\\_2020/ch02\\_hpc\\_1.pdf](https://eps.ieee.org/images/files/HIR_2020/ch02_hpc_1.pdf)

Move from Exponential -> Linear with modularity and reuse

# Motivation: Optimize System Level High Speed IO



Source: Intel®



# Technology Needed

Some EDA Challenges

# New Development Model : System on Chip -> System of Chips

Platform & SW/HW  
Co-Design

Architecture  
Perf. Modeling

RTL Design  
& Verification


Synthesis

Auto Place &  
Route (APR)

Mask  
Set

First  
Silicon

Shipped  
Products



Architecture


IP/SOC Design

System Lifecycle  
Management

Post-Si & Test

# Architecture: Optimal Silicon Partitioning


Comparative/pairwise analysis for any homogeneous or heterogeneous implementations



Source: Intel® Model




# Shifting Left with SW/HW Co-Design




# Shifting Left with SW/HW Co-Design

Ex. Intel® Simics® Virtual Platforms

## System Level Features Support




## Integration of 3<sup>rd</sup> party entities



# Architecture: System of Chips Performance Modeling

Ex. Intel® CoFluent™ Technology


Execute real SW workloads



Shape Micro-architectural details

# Architecture: System Power & Thermal Optimization

Ex. Intel® Docea™ – System Thermal Analysis -> Quick Iteration (Arch, Design, Power, Thermal)



# Design: Standardized IP : HIP and SIP

Ex. UCle Open Interconnect




## INITIAL FOCUS

- Physical Layer: Die-to-Die I/O with industry leading KPIs
- Protocol: CXL/PCIe for near-term volume attach
- Well-defined specification: ensure interoperability & evolution

## FUTURE GOALS

- Additional protocols (ex. CHI)
- Advanced chiplet form-factors
- Chiplet management
- Security
- And much more!





Different flavors of packaging options supported to build an open ecosystem

# Design: DTCO & STCO Silicon + Package


PPAC Silicon Optimization, Package-Silicon Optimization

test wafer with Foveros Omni



**Foveros Omni**  
enables flexible design  
with maximum performance

- TSV penalty minimized
- power and IO optimization
- high bandwidth interconnects




**Foveros Direct**  
direct copper-to-copper bonding  
which enables low resistance interconnects


- bump density increases to 10K/mm<sup>2</sup>
- functional block level partitioning

# Design: Power Delivery


Power to the Platform – clean & efficient




Distributed Power Delivery Droop



Optimize Voltage Regulators




Distribute Power Delivery



Optimized Power Management IC (PMIC)

# Post-Si: Platform Validation and Debug


New Post Silicon Multi-Die Tools/Flows/Methods, new Design for Debug Architecture














# Post-Si: Manufacturing and Test

New Test Architecture & Capabilities : Known Good Die-> Known Good Multi-Die



# Test & Life Cycle Management

	Test	System Lifecycle Management
Implementation	DFT Logic 	Embedded In-Chip Monitors 
Data Acquisition	Scan chain results 	Process, Voltage, Temperature & Path Margin 
Data Export	Scan shift, JTAG, USB, PCIe 	iJTAG, JTAG, Scan, USB, PCIe, CPU 
Analytics	Scan diagnostics 	Manufacturing reporting and production control 
		In-Field 







# Chipelets

Industry Case Studies & Representative Applications

# Case Study: Intel® Client, Lakefield 3D Foveros



Ex. Market Segmentation (GFX, Memory), Process Optimization




	Y SKU Gen-1	Y SKU	LKF
Package	20.5x16.5	26.5x18.5	12x12
Memory	LP3 11x11.5	LP4-4x 12.5x12.5	LP4-4x POP

# Case Study : Intel® HPC - Ponte Vecchio

Ex. Complexity Management, Process Optimization




# HPC Case Study





# IO Optimization: Intel® Optical

Ex. Network Optimization through Modularity




# Sensor Case Study: Radar Beamforming Application






# Future Telco Repartitioning (5G, 6G)




# IO Case Study: Disaggregated PCIe & Memory

Ex. Optimization of Process (ex. Analog), Supply Chain




# IO Case Study: Possible HBM Architecture

Optimize : AI Bandwidth/Power Density, AI Thermals




# Server Case Study: Multi-core uServer

Ex. Multi-Protocol Architecture : CXL/UCle and CHI/UCle




# Networking/Storage Case Study: IPU/DPU

Ex. Multi-Protocol Architecture : AXI/UCle ; Networking Modularity



# AI Case Study: Caching Inference Architecture

Ex. DMA, Asymmetric Coherence, Symmetric Coherence



# Summary

- Industry Vision – we are at an inflection point
- Technical Challenges – die size, process, IO, and R&D \$ optimization
- Technology Needed – new tools in Architecture, Design, and Debug & Test
- Commercial Case Studies – many new emerging architectures, it's just the beginning, let's collaborate!

intel®