# intel. foundry services

# System Foundry and the Chiplet Revolution

**Bob Brennan** 

GM, Customer Solutions Engineering VP, Intel® Foundry Services



#### Legal Notices and Disclaimers

Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at www.intc.com.

All product plans and roadmaps are subject to change without notice. Any forecasts of goods and services needed for Intel's operations are provided for discussion purposes only. Intel will have no liability to make any purchase in connection with forecasts published in this document. Code names are often used by Intel to identify products, technologies, or services that are in development and usage may change over time. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others. This document contains information on products and/or processes in development.



### Outline

- System Foundry Overview (IFS)
- Industry Vision & Motivation
- Technology Needed Architecture, Design, Debug & Test
- Industry Case Studies

#### **intel**. foundry services


#### **IFS** Overview

From Wafers to System

# Wafer Foundry

1 11

### Moore's Law Alive and Well



Future projections based on products still in design. Future transistor counts are projections and are inherently uncertain

IEEE EDPS 2022

intel


foundry services

1 Hydrogen 1.008	4		We will not rest until the periodic table is exhausted							5	6	7	8	9	2 Helium 4.002602		
Lithium 6.94	Beryllium 9.0121831							ed		Boron 10.81	Carbon	Nitrogen	Oxygen 15.999	Fluorine 18.998403163	Neon 20,1797		
11 Na Sodium 22,98976928	12 Magnesium 24,305										13 Aluminium 26.9815385	Silicon	; Phosphorus 30.973761998	16 <b>S</b> Sulfur 32.06	17 Chlorine 35.45	18 Argon 39.948	
19 K Potassium	20 Calcium	21 Scandium	22 Titanium	23 Vanadium	24 Chromium	25 Mn Manganese	<sup>26</sup> Fe	27 CO Cobalt	28 Nickel	29 Cu Copper	<sup>30</sup> Zn <sub>Zinc</sub>	31 Gallium	28.085 Germanium	Arsenic	34 Selenium	35 Br Bromine	36 Krypton
37 Rb Rubidium	40.078 38 Strontium	39 Yttrium	40 Zirconium	41 Niobium	42 MO Molybdenum	43 Technetium	44 Ruthenium	45 Rh Bhodium	46 Palladium	47 47 Silver	48 Cadmium	49 Indium	72.630 50 <b>Sn</b> Tin	51 Sb Antimony	52 Tellurium	53	54 Xenon
55 Caesium	<sup>87,62</sup> 56 Barium	57 - 71 Lanthanoids	91.224 72 Hafnium	92.90637 73 Tantalum	95.95 74 Tungsten	(98) 75 <b>Re</b> Rhenium	101.07 76 Osmium	102.90550 77 Iridium	78 Pt Platinum	107.8682 79 Gold	80 Hg Mercury	114.818 81 Thallium	118.710 82 Pb Lead	121.760 83 Bismuth	127.60 84 Polonium	85 At Astatine	131.293 86 Ran Radon
132.90545196 87 Francium (223)	137.327 88 Radium (226)	89 - 103 Actinoids	178,49 104 Ref Rutherfordium (267)	180,94788 105 Dubnium (268)	183.84 106 <b>Seaborgium</b> (269)	186,207 107 Bh Bohrium (270)	190.23 108 Hassium (269)	192,217 109 Meitnerium (278)	195,084 110 DS Darmstadtium (281)	196,966569 111 Reg Roentgenium (282)	200.592 112 Copernicium (285)	204,38 113 <b>Nh</b> Nihonium (286)	207,2 114 Flerovium (289)	208,98040 115 Moc Moscovium (289)	(209) 116 LV Livermorium (293)	(210) 117 TS Tennessine (294)	(222) 118 Oganesson (294)





### Intel Package Technology



IEEE EDPS 2022


intel. foundry services

►time

# Systems Foundry



#### IFS as an Open System Foundry





#### Moore's Predicted "Day of Reckoning"

"It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected<sup>1</sup>."

#### -Gordon E. Moore

1: "Cramming more components onto integrated circuits", Electronics, Volume 38, Number 8, April 19, 1965




Image: Intel<sup>®</sup>

intel foundry services

#### System on Chip -> System of Chips

"Catalyzing the Impossible: Silicon, Software, and Smarts for the SysMoore Era" – Dr. Aart de Geus




Source: Synopsys, https://www.synopsys.com/glossary/what-is-sysmoore.html



#### Google Cloud Blog\*: A Chiplet Innovation Ecosystem for a New Era of Custom Silicon

#### Growing Demand for AI



Google Tensor Processing Unit

#### Growing Demand for Video

(YouTube, Live Streaming)



Image credit: Google


#### What's needed:

- Modularity
- Optimized Silicon and Package
- Open Standards, examples:
  - IO
  - Protocols
  - Security
  - Management

\*https://cloud.google.com/blog/topics/systems/open-chiplet-ecosystem-powering-next-era-of-custom-silicon



#### Intel® Vision : The "Chiplet Revolution"



\*relative to PCIe G5 x16


**intel**. foundry services

# Industry Inflection Points

### Motivation : Cost & Manufacturing Optimization




- # of Chiplets
- Wafer Cost
- Defect Density
- Package/Assembly/Test
- Known Good Die
- Die Area Tax & Overhead




Reference: <u>https://ieeexplore.ieee.org/document/9758914</u> "Heterogeneous Integration of Chiplets: Cost and Yield Tradeoff Analysis"


#### Motivation : Process Technology Optimization



**intel** foundry services

### Motivation : AI Memory BW/Power Gap






Insatiable Memory Bandwidth

#### The energy efficiency gap is getting bigger



#### Motivation: R&D Cost and Product Velocity




Source: Lapadeus, M., "Big Trouble At 3nm", Semiconductor Engineering, June 21, 2018 cited in IEEE Heterogeneous Integration Roadmap https://eps.ieee.org/images/files/HIR\_2020/ch02\_hpc\_1.pdf

Move from Exponential -> Linear with modularity and reuse



### Motivation: Optimize System Level High Speed IO




**intel** foundry services

#### Technology Needed

Some EDA Challenges

#### New Development Model : System on Chip -> System of Chips



### Architecture: Optimal Silicon Partitioning

Comparative/pairwise analysis for any homogeneous or heterogeneous implementations

Chiplets Guidance	=									
축 About 낼 Simulation	When do Chiplets Make Sense This is Pot closed beta version, just to demostrate real time application capability. Output is still under validation See about page for milestones to improve an accuracy									
	Input									
	Scenario1 Input Top Die     Add @F Est  DieArea DieCount WitCost ISO     Die     Joe 1 300 mm2 1 \$10 kiv/dr Unknown	Packaging Pkg FFx (mm) Pkg FFy (mm) 37.5 45 # of Buildup Layer Count 10	Scenario2 Input. Top Die     Add      Cr Edt     DieName     DieArea     DieCount     WhrCost     IS0      Die 2     80 mm2     4     \$10 k/wfr     Urknown	Packaging           Pkg FFx (mm)         Pkg FFy (mm)           37.5         45           # of Buildup Layer Count         10						
	Prediction									
	Output									
	Popport Die Yield	Chiplet Monoithic	Parkies Cost Contribution (Mean Comparison)							

Source: Intel® Model


intel.

foundry services

# Shifting Left with SW/HW Co-Design



#### Shifting Left with SW/HW Co-Design Ex. Intel® Simics® Virtual Platforms




intel.

foundry services

# Architecture: System of Chips Performance Modeling

Ex. Intel<sup>®</sup> CoFluent<sup>™</sup> Technology



#### Execute real SW workloads

Shape Micro-architectural details


IEEE EDPS 2022

intel.

foundry services

#### Architecture: System Power & Thermal Optimization

Ex. Intel<sup>®</sup> Docea<sup>™</sup> – System Thermal Analysis -> Quick Iteration (Arch, Design, Power, Thermal)



**intel** foundry services



### Design: Standardized IP : HIP and SIP

#### Ex. UCle Open Interconnect




#### **INITIAL FOCUS**

- Physical Layer: Die-to-Die I/O with industry leading KPIs
- Protocol: CXL/PCIe for near-term volume attach
- Well-defined specification: ensure interoperability & evolution


#### **FUTURE GOALS**

- Additional protocols (ex. CHI)
- Advanced chiplet form-factors
- Chiplet management
- Security
- And much more!




### Design: DTCO & STCO Silicon + Package

PPAC Silicon Optimization, Package-Silicon Optimization




### Design: Power Delivery


Power to the Platform – clean & efficient




Distributed Power Delivery Droop



#### Optimize Voltage Regulators



**Distribute Power Delivery** 




Optimized Power Management IC (PMIC)



### Post-Si: Platform Validation and Debug


New Post Silicon Multi-Die Tools/Flows/Methods, new Design for Debug Architecture




**intel** foundry services

#### Post-Si: Manufacturing and Test

New Test Architecture & Capabilities : Known Good Die-> Known Good Multi-Die



### Test & Life Cycle Management




intel foundry servicés

### Chiplets

Industry Case Studies & Representative Applications

### Case Study: Intel® Client, Lakefield 3D Foveros

Ex. Market Segmentation (GFX, Memory), Process Optimization





	Y SKU Gen-1	Y SKU	LKF
Package	20.5x16.5	26.5x18.5	12x12
Memory	LP3 11x11.5	LP4-4x 12.5x12.5	LP4-4x POP




#### Case Study : Intel<sup>®</sup> HPC - Ponte Vecchio

Ex. Complexity Management, Process Optimization






#### HPC Case Study






# IO Optimization: Intel® Optical

Ex. Network Optimization through Modularity






#### Sensor Case Study: Radar Beamforming Application




**intel** foundry services

# Future Telco Repartitioning (5G, 6G)




# IO Case Study: Disaggregated PCIe & Memory

Ex. Optimization of Process (ex. Analog), Supply Chain



#### IO Case Study: Possible HBM Architecture

Optimize : AI Bandwidth/Power Density, AI Thermals




**intel** foundry services



## Server Case Study: Multi-core uServer


Ex. Multi-Protocol Architecture : CXL/UCIe and CHI/UCIe



intel foundry services

# Networking/Storage Case Study: IPU/DPU


Ex. Multi-Protocol Architecture : AXI/UCIe ; Networking Modularity



**intel** foundry services

# Al Case Study: Caching Inference Architecture

Ex. DMA, Asymmetric Coherence, Symmetric Coherence





# Summary

- Industry Vision we are at an inflection point
- Technical Challenges die size, process, IO, and R&D \$ optimization
- Technology Needed new tools in Architecture, Design, and Debug & Test
- Commercial Case Studies many new emerging architectures, it's just the beginning, let's collaborate!

#