HETEROGENEOUS INTEGRATION ROADMAP

HIR Package Reliability Roadmap and Co-packaged Optics

Abhijit Dasgupta
Center for Advanced Life Cycle Engineering (CALCE)
University of Maryland, College Park, MD 20742
dasgupta@umd.edu

Acknowledgment:
Richard Rao (Marvell Corporation), Shubhada Sahasrabudhe (Intel)

Heterogeneous Integration: SysMoore ('More than Moore')



Convergence of Semiconductor and Packaging Technologies

Source: Yole 2.5D/3D Business Update 2015





GAA Nanosheet









Multi-physics

Multi-scale

HIR
HETEROGENEOUS INTEGRATION ROADMAP

Heterogenous integration

- Electronic (Passive/Active)/Photonic/MEMS/Sensor devices
- Digital; Analog; Logic; Memory; Power; RF
- System, Package (Chiplets) and Wafer levels, including Interconnects and Substrates
- 2.5D and 3D Packaging technologies



Photonic switching devices and SIP concepts

https://eps.ieee.org/images/files/HIR_2019/HIR1_ch09_photonics.pdf





Source: 2020 ISSC

Photonics applications:

5G, IoT, Data Centers, Automotive (LIDAR), Aerospace and Defense

IEEE
IEEE photonics Society
semi
IEEE ELECTRONICS PACKAGING SOCIETY
ASME
ELECTRON DEVICES SOCIETY

HIR Technical Working Groups

3-8-2018

HETEROGENEOUS INTEGRATION ROADMAP

HI for Market Applications

- Mobile
- IoT
- Medical, Health & Wearables
- Automotive
- High Performance Computing & Data Center
- Aerospace & Defense

Heterogeneous Integration Components

- Single Chip and Multi Chip Packaging (including Substrates)
- Integrated Photonics
- Integrated Power Electronics
- MEMS & Sensor integration
- RF and Analog Mixed Signal

Cross Cutting topics

- Materials & Emerging Research Materials
- Emerging Research Devices
- Interconnect
- Test
- Supply Chain
- Security
- Thermal Management

Integration Processes

- SiP
- 3D +2.5D
- WLP (fan in and fan out)

Design & Reliability

- Co-Design
- Modeling and Simulation
- Reliability

IEEE IEEE photonics Society semi IEEE ELECTRONICS PACKAGING SOCIETY ASME ELECTRON DEVICES SOCIETY

Reliability is a cross-cutting TWG: Cross-TWG interactions

HIR
HETEROGENEOUS INTEGRATION ROADMAP

<table>
<tr><th></th><th>Reliability Targets</th><th>Life Cycle Conditions</th><th>Design for Reliability</th><th>Manufacturing for Reliability</th><th>Qualification for Reliability</th><th>Sustaining for Reliability</th><th>Supply Chain</th><th>Life Cycle Economics & Cost</th></tr>
<tr><td>Applications</td><td colspan="2">Mobile; IoT; MHW; Automotive; HPC; Aerospace</td><td rowspan="3">Electromigration; Materials; Co-Design and Simulation; SCMCI; WLP; 2.5D/3D; Interconnects; SIP; Photonics; MEMS/Sensors; Power; RF/Analog; Test</td><td>Mobile; IoT; MHW; Automotive; HPC; Aerospace</td><td>Mobile; IoT; MHW; Automotive; HPC; Aerospace</td><td>Mobile; IoT; MHW; Automotive; HPC; Aerospace</td><td rowspan="3">Supply Chain TWG</td><td rowspan="3">No TWGs yet ??</td></tr>
<tr><td>Package Integration</td><td colspan="2"></td><td>WLP; 2.5D/3D; Interconnects; SIP; SCMCI; Test</td><td>WLP; 2.5D/3D; Interconnects; SIP; SCMCI</td><td>WLP; 2.5D/3D; Interconnects; SIP; SCMCI; Security</td></tr>
<tr><td>SiP Technologies</td><td colspan="2"></td><td>Photonics; MEMS/Sensors; Power; RF/Analog; Test</td><td>Photonics; MEMS/Sensors; Power; RF/Analog; Test</td><td>Photonics; MEMS/Sensors; Power; RF/Analog; Security</td></tr>
</table>

IEEE | IEEE photonics Society | semi | IEEE ELECTRONICS PACKAGING SOCIETY | ASME | ELECTRON DEVICES SOCIETY

Integrated photonics: Challenges & solutions

HIR
HETEROGENEOUS INTEGRATION ROADMAP

https://eps.ieee.org/images/files/HIR_2019/HIR1_ch09_photonics.pdf

Difficult Challenges

- Physical density of bandwidth
- Thermal management
- Test access for SiP, 3D & Heterogeneous integration
- Photonic Switching to the package
- Cost

Potential Solutions

- Single-mode WDM fibers
- New materials; multiple temp zones
- BIST, continuous test while running, intelligent redundancy & self-repair
- WDM mux-demux on chip
- High-volume production and a strong and competitive supply chain

Upcoming challenges/solutions in integrated photonics

https://eps.ieee.org/images/files/HIR_2019/HIR1_ch09_photonics.pdf



Plasmonic Laser W. Zhu et al.
NIST *Science Advances* (2017)





Quantum Dot Laser S. Chen et al.
Vol. 25, No. 5 | 6 Mar 2017 | OPTICS EXPRESS 4632

Low-loss Photonic Connectors



Plasmonic Communication J. Leuthold et al.
Optics & Photonics News(2013), pp. 28-35.



Electronic/Photonic Interposer

HI System Reliability

Prognostics and Health Management



Fusion of bottom-up physics and top-down AI approaches

Machine Learning & Artificial Intelligence





Degradation and Failure Mechanisms

Overstress Mechanisms

- Mechanical — Yield, Fracture, Interfacial de-adhesion
- Thermal — Glass transition (T_g) Phase transition
- Electrical — Dielectric breakdown, Electrical overstress, Electrostatic discharge, Second breakdown
- Radiation — Single event upset
- Chemical — -

Wearout Mechanisms

- Mechanical — Fatigue, Creep, wear
- Thermal — Stress driven diffusion voiding (SDDV)
- Electrical — TDDB, Electromigration, Surface charge spreading, Hot electrons, CFF, Slow trapping
- Radiation — Radiation embrittlement, Charge trapping in oxides
- Chemical — Corrosion, ECM Dendrites & whiskers, Depolymerization, Intermetallic Growth,

Reliability Physics

Reliable HI Systems: Approach

HETEROGENEOUS INTEGRATION ROADMAP

Top down:
Artificial Intelligence and Machine Learning



Bottom up:
Reliability Physics



Reliability Assurance Activities



Multi-physics/multi-scale HI systems require holistic cradle-to-grave methodology

IEEE · IEEE photonics Society · semi · IEEE Electronics Packaging Society · ASME · Electron Devices Society

Reliability functions in product lifecycle

HIR
HETEROGENEOUS INTEGRATION ROADMAP



IEEE
IEEE photonics Society
semi
IEEE ELECTRONICS PACKAGING SOCIETY
ASME
ELECTRON DEVICES SOCIETY

Designing for reliability: Reliability-physics process



HIR HETEROGENEOUS ...OADMAP
IEEE
IEEE photonics Society
semi
IEEE ELECTRONICS PACKAGING SOCIETY
ASME
ELECTRON DEVICES SOCIETY

HI systems: CPI challenges

- CPI issues are increasing with newer Si nodes
  - Device and packaging reliability were treated separately in old nodes
  - Advanced Si with low k, CPI requires co-development of device and package
- Low k and Ultra low k introduction
  - Fragile and poor adhesion
- Build up substrate
  - High CTE and warpage
- Pb free or Cu pillar interconnect
  - Higher modulus
- Complex die
  - Big die size
  - Higher power
- Bump on trace
- More advanced packaging induced board-chip-package interaction
  - WLP
  - 2.5D/3D
  - Big FCBGA









Multi-scale and multi-physics CPI flow

HIR
EROGENEOUS
ATION ROADMAP

Package-scale simulation (FEA)
Input: geometry; material properties; smeared mechanical properties for RDLs, Silicon/TSV bulk, interconnect.

Output: field of displacement components on the die faces.



Die-scale simulation (FEA)
Input: geometry; field of displacements on the die faces; coordinate-dependent mechanical properties for RDLs, Silicon/TSV bulk, interconnect.

Output: Distribution of the strain components across device layer.



Layout-scale w/feature-scale resolution (compact model):
Input: GDS; distribution of the strain components across device layer.

Output: Transistor-to-transistor variation in stress components





Source: Mentor Graphics

Physics-based modeling simulation and co-design



Source: HIR; Modelling and Simulation TWG

HIR HETEROGENEOUS INTEGRATION ROADMAP
IEEE
IEEE photonics Society
semi
IEEE ELECTRONICS PACKAGING SOCIETY
ASME
Electron Devices Society

Modes/Mechanisms/Models for degradation & failure

Electrical · Thermal · Moisture · Thermo-mechanical · Mechanical · DfR Methods · MfR Methods

Multiphysics → Devices · Interconnects · Packaging/System · Module/System (Multiscale)

Multiscale Integration	Multi Physics	Electrical Stress		SI/PI (Electrical Performance)	Thermal Analysis	Moisture		Thermal Mechanical Stress		Mechanical Stress		Thermal Interaction with SI/PI	Stress Interaction with SI/PI	Simulation/Modeling and Co-Design Flows			Manufacturing Variability	Material Property and Variability
		Failure Modes	Failure Mechanism and Reliability Models			Failure Modes	Failure Mechanism and Reliability Models	Failure Modes	Failure Mechanism and Reliability Models	Failure Modes	Failure Mechanism and Reliability Models			Failure Modes	EDA flows	PDK/ADK		
Transistor	FinFET and GAA	Leakage current, ripple currents, unstabel perfofrmance and ESD	N/PBTI models with recovery; HCI model; TDDB Weibull model; Oxide & junction breakdown model	Transistor SPICE	FinFET SHE	No known failures	None	FinFET SHE channel stress; µBump/C4 bump/TSV; system level stresses	FinFET SHE Models; CPI Model; Piezo-electrical models	No known failures	None	SHE effect on SPICE parameters	Influence of Si stress on SPICE paramters	Effects of degradation mechanisms and process variabilities on electrical functionality	Cadence; Reliapert; Mentor Graphics	Integrate of degradation models into Device SPICE Model		
Interconnects	MEOL/BEOL Metal/Via /ELK	Electromigration; Inter Layer Dielectric ELK Breakdown; MEOL Oxide Breakdown; EOS	Electromigration model; Dielectric breakdown model	Extraction of RLC Model	Joule Heating simulation; SHE effects on MEOL/BEOL	Pad and underline metal corrosion; Cu/ELK delamination 3. Cu loss/diffusion	Electrochemical corrosion; Interface degradation due to moisture absorption; Barrier metal oxidation	SHE failure in Cu/ELK, MEOL, BEOL, µBump, TSV; RDL failures from package stress, Cu fatigue; LowK/ELK layer cracking & delamination	Creep induced voiding; CTE mismatch; SHE induced localized thermal cycling	LowK/ELK layer cracking & delamination	Fatige by bending	Joule/SHE temp effects on RLC	Effect of Cu/ELK stress on RLC	CPI induced Cu/ELK cracking; JHE/SHE stresses; stress from bumps/TSV/RDL & Packaging	Ansys Mentor	Package material thermal/mechanical properties; Die metal stack and thermal/mech properties; µBump/C4 bump/TSV thermal mechanical properties; Cu/ELK fracture criteria; Void initiation and propagation criteria; Interconnect fatigue/creep model; Package interface fracture criteria; Moisture diffusion and vapor pressure model; IMC thermal/mech/electrical properties; Photonics optical properties		
	FBEOL RDL/Dielectric	RDL/UBM Electromigration	Electromigration	Extraction of RDL RLC Model	BEOL Joule/SHE effect on RDL temperature	Cu dedrite	Electro-chemical corrosion	RDL cracking	µbump/TSV/ Package/ Board effects on RDL stress			Effect of RDL temp on electrical model	Effect of RDL stress on electrical model	CPI/CBPI induced failures: RDL cracking & delamination	Effect of temp and stress on RDL EM			
	Au/Cu Wirebonding	Electromigration				IMC Corrosion		Bond wire fatigue		Cu/ELK cracking	Bonding force models							
	µBump/C4 Bump/UBM	Electromigration induced voids	Black's model; Mutiphysics EM model including elctron, thermal gradient, stress gradient and atomic diffusion	µbump electrical model	Die Internal Joule/SHE temp effect & external temp effect on bump temperature	UBM delamination	Galvanic effect (electro-chemical reaction)	Bump joint cracking; Under Bump ELK cracking; Under pad cracking in substate	CTE mismatch induced stress; Fatigue	Tensile stress causes bump peel; cracks at µbump; UBM and interface	Fracture/fatigue from shock, drop, impact, Vibr; e.g. in die attach, dielectric layer, inter-poser, UBM, solder joints	Effect of temp on bump electrical model	Effect of bump stress on electrical model	Multi Physics Bump EM - local current, temp, temp gradient and stress effect on µbump EM	Bump fatigue: effect of local temp & stress on fatigue life			
	TSV/Interposer/ EMIB	Electromigration; Barrier Dielectric breakdown	Black's model; Mutiphysics EM model including elctron, thermal gradient, stress gradient and atomic diffusion	TSV electrical model	Internal Joule/SHE temp effect on the TSV temp; External temp effect on TSV temp.			Cu pumping/TSV pop up	Cu extrsion due to CTE mismatch with Si; plastic rachetting at high temp			Effect of TSV temp on electrical model	Effect of TSV stress on electrical model	TSV EM response to local current, temp field and stress; TSV Pop out and effects on TSV/Si delaminaton	Barrier breakdown - How does voltage/current, temp and stress affect TSV barrier BD?			
Packaging /System	Passivation	Passivation cracking	EOS induced cracking			Passivation cracking & delamination; underfill/Mold compound delamination		Passivation cracking	CPI stress in SiN									
	Underfill					Underfill to die/substrate delamination; underfill swelling	Moisture degradation in underfill & at interfaces	Bump joint cracking	Solder joint fracture and fatigue due to underfill expansion									
	High Density Substrate	Metal trace electromigration		Package Substrate RLC model extraction	Co-thermal sim from die to package	Metal trace corrosion		Metal trace/via cracking				Thermal - electrical performance interactions	Mechanical-electrical performance interactions	Cu trace EM - effect of local current, temp and stress	Thermal & mechanical effect on Cu trace/via cracking			
	Wafer Level Package							Warpage										
	Fanout Package							Warpage										
	2.x/2.5D Interposer Package (CoWoS and EMIB, etc)							Warpage; Embedded die delamination from substrate & sidewall; µvia & µbump cracking & delamination; Solder/TIM delamination										
	3D Package (Foveros, etc)			Mold compound pop-corn; Anisotropic conductive adhesive cracks		Mold compound pop-corning		FinFET Ion shift (due to TSV/Si CTE mismatch, µBump stress, shrinkage of underfill & EMC); TSV effects on BTI/HCI; BEOL cracking; Cu pillar joint failure; Mold compound pop-corn; conductive adhesive cracking										
	Chiplet/KGD	ESD						Die edge cracking; Under bump ELK cracking										
Module/ System	Printed Circuit Board Assembly	Leakage current and shorts from Conductive filament formation	electro-chemical metal migration	PCB Board electrical model	\Co-thermal sim from die to package to system	leakage current and shorts from loss of surface insulation resistance & conductive filament formation	moisture ingress, leading to fiber-matrix debonding, and electro-chemical metal migration	Solder joint cracking ; Cracking of PTH plating; PCB delamination; trace cracking; Warpage	thermomechanical fatigue of trace and solder, IMC fracture; CTE mismatches between: component / PWB, metallization/ dielectrics	Solder joint cracking; pad cratering	Stress exceeds the material and interface strength	Effects of PCB temp and corrosion on electrical model?	Effects of PCB stress on electrical model?	Board level Solder Joint Reliability	ANSYS Mechanical	PCB thermal/ mechanical properties; Solder joint fatigue/creep model; Solder joint dynamic/ properties		

HI Packaging: An overview of 3D IC stresses and reliability

HETEROGENEOUS INTEGRATION ROADMAP



Stress/strain can lead to

- mechanical failures due to delamination, peel, fatigue, …
- electrical impact due to parameter shifts, increased variability, EM,…

Multi-scale

Source: IMEC

IEEE | IEEE photonics Society | semi | IEEE Electronics Packaging Society | ASME | Electron Devices Society

CBPI-induced degradation and failure modes

SHE-induced FEOL failure modes



CPI-induced MEOL/BEOL failure modes







Microbumps:

- Material anisotropy
- Length-scale effects





DOI.org/10.1557/mrs.2015.29

DOI:10.1016/j.scriptamat.2020.01.005

Influence of manufacturing quality on reliability





Process metrology poses significant challenge for HI Systems





Qualification and testing: Reliability validation/verification

HIR
HETEROGENEOUS INTEGRATION ROADMAP

The changing and challenging landscape



Need for dynamic, flexible models and methods



Multi-physics methods to quantify 'stress' and 'strength' distributions at potential sites of failure

Qualification testing needs to be Customized, Knowledge-based and Innovative

Data feedback loop with Digital Twins to validate failure characteristics and run virtual experiments

Integrated PHM - Self-cognizant, intelligent, bio-mimetic hardware to 'age with grace'

Source: Sahasrabudhe (Intel)

Reliability Challenges: Future Outlook

HIR
HETEROGENEOUS INTEGRATION ROADMAP

		Reliability Targets	Life Cycle Conditions	Design for Reliability	Manufacturing for Reliability	Qualification for Reliability	Sustainment for Reliability	Supply Chain
Applications	Mobile							
	IoT							
	Medical, Health and wearables							
	Automotive							
	HPC & Data Centers							
	Aerospace and Defense							
Package Integration	WLP (FO/FI)							
	2.5D and 3D integration							
	Wafer Singulation and Thinning							
	Chip-package interactions (CPI)							
	Interconnects (TSV8s, µbumps, wirebonds, Flip Chip solder joints)							
	Substrates/Interposers							
	Board Assembly							
	SOC/SIP/SOP[9] formats							
Technologies	Microelectronics > 10 nm							
	Microelectronics <10 nm							
	Photonics & optics							
	MEMS and sensors							
	Power electronics							
	Energy souces (Batteries/PV[6]/FC[7])							
	RF/Analog Devices							

1-5 Years:

Multi-physics fusion approaches for reliability assurance

- Bottom-up *Reliability Physics* based approaches, tools, infrastructure
- Top-down *Machine Learning & AI* based approaches, tools, infrastructure

5-10 Years:

Fusion approaches for co-design (based on 'digital twins') and life-cycle PHM of next-gen robust HI systems

- Fault-tolerant systems
- Resilient systems

10-15 Years:

Fusion approaches for intelligent, adaptive, reconfigurable products with integrated autonomous life-cycle management capability

- Intelligent, self-cognizant systems
- Self-healing systems

IEEE | IEEE photonics Society | semi | IEEE ELECTRONICS PACKAGING SOCIETY | ASME | ELECTRON DEVICES SOCIETY

Reliability assurance activities

HETEROGENEOUS INTEGRATION ROADMAP



IEEE | IEEE photonics Society | semi | IEEE Electronics Packaging Society | ASME | Electron Devices Society

Current members of reliability TWG:

HIR
HETEROGENEOUS INTEGRATION ROADMAP

1. Abhijit Dasgupta, Univ of Maryland; dasgupta@umd.edu
2. Richard Rao, Marvell; richardrao@marvell.com
3. Shubhada Sahasrabudhe, Intel; shubhada.h.sahasrabudhe@intel.com
4. Willem D. van Driel; Signify; willem.van.driel@signify.com
5. Przemyslaw J. Gromala; Bosch; PrzemyslawJakub.Gromala@de.bosch.com
6. Hualiang Shi; Lyft; hualiang.shi@gmail.com
7. Albert Wang; Univ of California Riverside, aw@ece.ucr.edu
8. Pradeep Lall; Auburn University; lallpra@auburn.edu
9. Bo Ericsson, Ericsson, bo.e.eriksson@ericsson.com
10. Siva Shivashankar, Google, rsivasankar@google.com
11. SAAB rep