Design of Heterogeneous Chips - Chiplets and System Considerations

Jawad Nasrullah

Palo Alto Electron Inc

(Formerly CTO zGlue Inc)

Presented at: IEEE Electronic Design Process Symposium 2021 Nov 04, 2021



jawad@paloaltoelectron.com

Outline

1. Chiplets

- Heterogeneous Integrated Circuits with Chiplets
- Chips vs Chiplets
- Chiplet Models
- Early-stage architecture and design For heterogeneous IC designs
- 2. Design of Heterogeneous ICs
 - Design Steps and Workflow
 - Power Mechanical and Thermal
- 3. System and Technology Co-optimization
 - Requirements for System Design Kits
- 4. Summary

Integrated Circuits With Chiplets



Chips vs Chiplets

	Chips	Si Hard/Soft IP	Chiplets	
State	Physical Goods	IP	Physical Goods	
Trading	Buy/Sell with Warranty	Buy/Sell with Warranty	Buy/Sell with Warranty	
Warranty	Warranty for DPPM	N/A	Warranty for DPPM	
2L Assembly	SMT Capable	N/A	SMT or Wire-bond	
Packing	Tape & Reel	N/A	Tape & Reel or Wafer Sale	
Verification	Verified by Vendor	Supply verification models	Supply verification models	
Testing	Testable by Manufacturer. Some have JTAG boundary scan.	N/A	Testable by Customer. Need boundary scan at least.	

Chips vs Chiplets



Chips vs Chiplets



Chiplet Models

Models	Chips	Si Hard/Soft IP	Chiplets
Mechanical	Data Sheet	N/A	MCM, DIE, XDA, AIFF, LPB, ZEF, GDS, Gerber, DXF
Thermal	Data Sheet	N/A	ECXML
Behavioral	Data Sheet	Verilog/System C	Verilog/System C/Data Sheets/ESL
Ю	Data Sheet	Verilog A/AMS	IBIS
Electrical	Data Sheet	Data Sheet	Machine Readable SOA/EC Tables
PI/SI	Data Sheet/CPM		CPM
Test	Data Sheet/JTAG	Verilog	IEEE 1149.1/1149.6/1500/1838/

Design and Manufacturing Steps—Chips / Chiplets







Design and Manufacturing Steps—Chiplet Integration

DESIGN STEPS





MANUFACTURING STEPS



Development Activities for Chiplet Integration

Architecture		Design	Manufacturing
Choose Multi-Die Technology Choose Chiplets and Signaling Cost Analysis Performance Modeling Early Power Estimation Choose A Thermal Solution Design For Structural Integrity Design For Testing System Level Test Development		Multi Die Design System Connectivity Power Delivery Integrity Signal Integrity Cross-Die Timing Noise Analysis, EMI, IR, XTalk Detailed Power Model Thermal Analysis Structural Analysis Verification Design Sign Off	 Wafer Probe Organic Material Testing Bring Up Testing System Level Test Environment Reliability Later Life Failure Testing HVM

Power, Mechanical, and Thermal

"Power Is Everything"

Power Profile	10 ⁻¹ W	10 ⁰ W	10 ¹ W	10 ² W	10 ³ - 10 ⁵ W	10 ⁶ W
Applications	AloT, Trackers, Wearables	Mobile	Laptops Pads	Servers	Racks	Data Centers
Energy Efficiency Challenge	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Thermal Design Challenge		\checkmark	\checkmark	\checkmark	\checkmark	\checkmark

Chip Active Power Top Usage: IO/SerDes/Optical/RF, Compute, Storage

Chip Static Power Top Usage: Transistor Leakage, DC Biasing

Chip Thermal Design Range: 1mW-1000W

Chiplet System Power Estimation



Design for Chiplet Based Systems



1- System Mechanical Design 2- System Electrical Design

Need for Early Power Modelling

- Side-by-Side Placement (Cheaper and Good-Enough Performance)
 - Easier Shrink of the System (Improves IO Power Dissipation somewhat)
 - Critical Dimensions Shrinking (cost advantage)
- Vertical Stacking (New Technologies)
 - Vertical Interconnect (Significantly Improves performance and power)
 - Vertical Power Management (Significantly Improved Codesigned Power Management)





Mechanical and Thermal Design

- Thermal and Floor planning
 - Technology Selection
 - Vertical OR Side-by-Side Integration
- Power Dissipation Design
 - Heat Spreader, Heat Sink Design
 - Accurate power model is needed for accurate power model (recursive) (Leakage model depends on temperature which depends on accurate leakage model among others)



Mechanical and Thermal Design



Courtesy: Anemoi Thermal Solver Anemoisoftware.info



Thermal Cross Talk and Desensitization Thermal Run Away Architecture Power Modulation Package DVFS

© Copyright Jawad Nasrullah

Power Delivery Network Design



- Ground and Power Planes Need to Support IR, I²R, Droop. Decoupling Capacitors help Volage Droop.
- Cu Thickness Helps IR.
- Little Room for Overdesigning.

© Copyright Jawad Nasrullah

System Design and Technology Co-optimization

Design Automation Needs



© Copyright Jawad Nasrullah

Requirements For Design Kits

Fab Process Design Kits:

- DRC, LVS, Extraction R,C Rulesets
- Spice Models
- Derivative collaterals (IO, ESD, Library, Timing, Power, Bumping, Stacking Cu-Cu)
- DFM



Testing:

- IEEE 1149.x, IEEE 1500, IEEE 1836, IEEE 1801, ATPG
- Chiplet vendors will need to provide enough models to support SiP level debug.

Assembly Rule Sets:

- Chiplet Spacing
- Clearances
- Stack-up Artwork Rules
- Assembly Warpage
- Die pad shrink
- TXV Rules
- Wire-bond Rules
- Molding Rules
- Underfill Rules
- DFM Rules

Package Rule Sets:

- R, <u>L</u>, C Extraction
- Impedance Estimation
- S-parameter Estimation
- Thermal Design Rules (Material Dk, Df, K, c)
- Structural Analysis Rule (Modulus, Tg)

Design-Technology Co-Optimization (Legacy)



Chiplet-Technology Co-Optimization

Characterize Design Collaterals:

- Chiplets
- Extraction Rules
- Metric Circuits
- Ring Oscillators
- Wire RC
- Warpage
- Thermal
- Jmax
- Zo, S-param
- Alignment





Manufacturing Boundary

Summary

1. Chiplets

- Physical Goods. Testable. With Warranty.
- Early-stage architecture across EE, ME, Packaging Eng, and Material Scientists is key.
- MCM -> 2.5D -> Si Bridges -> Si Interposers -> Front End Fab Chiplet based 3D-ICs.
- Chiplet Models are machine readable and different from Chip Data Sheets.
- 2. Design of Heterogeneous ICs
 - Early Power Estimation drives packaging technology choice.
 - Early Power Estimation helps with Thermal and Mechanical analyses and wise choices.
 - Clean power delivery requires thicker Cu layers and adequate decoupling.
 - Large and small signal D2D signaling requires capacitances reduction and smooth surfaces.
- 3. Operations and Test
 - System Level Test, System Level Test, System Level Test.
 - Yield is workable IFF design has no pair-wise bugs, cross talk, sensitivities.
 - Work out ELF in Chiplets and not after integration.
- 4. Technology Co-Optimization
 - New Areas for DTCO include interconnect RLC characterization and channel modeling
 - Power Delivery and Signal integrity
 - Rule Sets are needed for package performance for Mechanical, Thermal modeling

Thank You

Signaling

Backup

Signaling On Chip



On Chip Signaling = Rail to Rail IO Signaling = Low Swing, SerDes C_wire/mm ~ 250 fF E/bit/mm ~ 0.1 pJ

© Copyright Jawad Nasrullah

Signaling On Chiplet Substrates



Signaling On Chiplet Substrates



Die-to-Die Signaling

	Coarse Pitc	h Wiring (Organic)	Fine Pitch Wiring (Silicon)			
High Latency (Lower Performance)	SerDes PCle USR/XSR	High Energy/Bit Low Wire Count Low Transient Power Low Swing Differential High Fundamental Frequency				
Low Latency (Higher Performance)	DDR BoW	Lower Energy/Bit High Wire Count Higher Transient Power Low Swing Low Fundamental Frequency	HBM/HBI AIB BoW	Low Energy/Bit Highest Wire Count Highest Transient Power Low Fundamental Frequency PDN Issues		

Manufacturing and Testing



Testing for Heterogeneous Chips

DFT & Verification:

- Need ESL (transaction level) and IBIS Models for all Chiplets
- Need Mechanical Models for all Chiplets for Thermal/Mech Simulations
- Simple JTAG in each Chiplet

Incoming Material:

- Visual Inspection
- Quality of Chiplets to be guaranteed by the Vendor
- E-test for substrate
- CP test for Si Interposer

After Assembly:

- Inspection (e.g. x-rays)
- System level testing to verify assembly process (JTAG needed)
- Reliability testing

Chiplet Integration Ops Flow





Yield Estimation Example

Incoming DPMin Chiplet C1-C4= DPM_C < 100 Number of Chiplets = N = 4 Incoming DPM in Si Interposer= DRM_W <100

Failed Assemblies due to incoming DPM = N x DPM_C+ DPM_W

= 4 x 100 + 100 = 500 (99.95%)

Control of Incoming DPM_C is the key for Yield.

Assembly Yield numbers can be awesome.

System Level Test is the key to control outgoing DPM For Heterogeneous Chips.