

**Hewlett Packard  
Enterprise**

# What does it take to photonize silicon?

**Di Liang**

di.liang@hpe.com





Sr. Research Scientist  
Large-Scale Integrated Photonics Lab  
Hewlett Packard Labs






# Computation and communication



A half century lesson:  
Electronics is best for data **computation** and photonics is best for data **transmission!**



# Moore's Law






# Connectivity challenges in data centers



Modern Highly-Interconnected Data Center







# Connectivity challenges in high-performance computing





# Two different technological worlds



- Microelectronic integration: device size, wafer scale, manufacture technique
- Photonic integration: material, functionality, fabrication compatibility






# Conventional expensive III-V photonics




# Large-scale silicon-based photonics






# Silicon photonics: a short history




# Photonize silicon

## Phase I: component design


Coupling and splitting



Fiber I/O (Grating couplers)




Fiber I/O (Edge couplers)



### Step 1

#### CHARGE




Calculate pn junction charge density vs bias

Charge density

### Step 2

#### CHARGE



Calculate serial slab resistance and pn junction capacitance

Slab resistance  
Junction capacitance


- High accuracy in material parameters and multi-physics models
  - Coherent integration of electromagnetics, electro-optic effect (e.g., plasma dispersion effect) and RF, etc.
  - Critical temperature-dependence included





# Phase I: photonic circuit design


- WDM (wavelength division multiplexing) optical interconnects



## Rings

- Provide energy-efficient data modulation and WDM function
- Very sensitive to temperature (and manufacturing variations\*)
- Often require active tuning (thermo-optic, electro-optic effect)



Ref : HPE/Lumerical at TSMC OIP 2020



# Thermal Simulation for 3DIC Silicon Photonics System

RHSC/Totem for Digital IC and EIC on heat generation

RHSC-ET for PIC Package: heat generation, dissipation, and thermal couplings of chips and optical components




















Courtesy of Norman Chang (Ansys)

<https://www.3dincites.com/2014/01/lessons-learned-trenches-3d-ic-manufacturing-sensor-applications/>



# Silicon photonic foundry players



Region	Si <sub>3</sub> N <sub>4</sub>	Si + Ge modulators and PDs	Si+Ge modulators and PDs + Integrated Lasers
North America		   	
Europe	 	  	
Asia		     	




# Photonize silicon

## Phase II: CMOS foundry fabrication

- 65 nm toolset sufficient for most silicon photonics components
- Dimension control is very critical



### Building blocks of silicon photonic systems



Phil Saunders

Source: CEA Leti  
Streshinsky, OPN 24, 32 (2013)









# Photonize silicon

## Phase II: SOI wafer


- Top Si thickness variation → phase error
- Ultra-uniform SOI wafers highly desired





# Photonize silicon

## Phase II: SOI wafer

- BOX thickness matters
  - Optical impact to grating coupler, ...
  - Thermal impact to thermal tuning and heat dissipation



Source: chipworks  
Ding, OL **38**, 2732 (2013)











# Photonize silicon

## Phase III: wafer-level testing/screening


- Use optical resonance devices as process uniformity and repeatability monitor
- Potentially factor the location dependence into PDK



255 designs x 58 fields, W18




# Silicon photonics PDK development



*Silicon Photonics Foundry*




*Automated Wafer Level Test*







# Photonize silicon



## Phase III: Packaging – fiber attachment



Surface coupling





In-plane coupling



# Photonize silicon

## Phase III: Packaging – electronics-optics integration



### 2D integration

- Simple, mature
- Limited bandwidth, Low density

### 2.5D integration

- High speed, low power consumption, flexible
- Fabrication, thermal management

### 3D integration

- Largest bandwidth, smallest footprint, largest density
- Thermal management, system design, reliability






# The Path to Photonics Integration

## Today


Front plate pluggable optics



- 25G integrated SerDes
  - High-power I/O to drive copper traces and cables
- Optical links between switches (SFP/QSFP modules)

## Intermediate step


Design challenges increase cost/complexity



- 50G – 100G integrated SerDes
  - On-board re-timers or flyover cables may be needed for 100G
  - Increases cost, complexity
- On-board optics being introduced
  - Bandwidth density improves


## 25Tb → 50Tb Switch Generation

Optical I/O solution enters the picture



- Co-packaged “optical I/O”
  - Photonics-optimized SerDes
- Break copper constraints
- Significant power reduction
- Innovation in photonics, packaging, and manufacturing technology

# Automated design flow and Electronics-photonics co-simulation









# Heterogeneous photonic integration on silicon


## Wafer bonding or heteroepitaxy

- Enablement of missing functionalities on silicon
  - III-V-on-Si: optical gain, strong nonlinearity
- Enhancement of weak functionality on silicon
  - LiNbO<sub>3</sub>-on-Si: high-speed modulation, strong nonlinearity
- Innovative new structure realization
  - Heterogeneous MOS capacitor



Heterogeneous Silicon Passives

Heterogeneous Silicon Actives



# Silicon photonic market forecast

(Source: Silicon Photonics 2020 report, Yole Développement, 2020)


- Datacenter transceivers
- Long haul transceivers
- Optical interconnects
- Automotive LiDAR
- Immunoassay tests
- Fiber-optic gyroscope
- 5G transceivers

**2019**  
**\$480M**



**CAGR<sub>2019-2025</sub> 40%**

**2025**  
**\$3.9B**





# Applications




## Information technology

- Telecom, 5G
- Datacenter, HPC, AI
- Optical computation
- Quantum optics



## Optical metrology

- Optical clock
- Navigation
- Spectroscopy



## Silicon Photonics

1000X reduction in scale, cost and power consumption



## Sensing

- LIDAR
- Gyro
- Imaging

