Advanced Packaging for Heterogeneous Integration

Ravi Mahajan Intel Fellow Assembly and Test Technology Development Chandler, AZ

Legal Notices

This presentation contains information provided by Intel Corporation ("Intel"), and may refer to Intel's plans and expectations for the future, which are provided for discussion purposes only and are subject to change without notice. Forward-looking statements involve a number of risks and uncertainties: Refer to Intel's SEC filings for authoritative discussion of Intel's results and plans. This presentation imposes no obligation upon Intel to make any purchase, and Intel accepts no duty to update this presentation based on more current information. Intel is not liable for any damages, direct or indirect, consequential or otherwise, that may arise, directly or indirectly, from the use or misuse of the information in this presentation.

Copyright © 2019 Intel Corporation. Intel and the Intel logo, are trademarks of Intel Corporation in the U.S. and/or other countries. Other names and brands may be claimed as the property of others.

Outline

Brief History of Intel Innovations
Why is Advanced Packaging so Important?
Intel's Current Advanced Packaging Portfolio
A Look into the Future

Intel has been on the forefront of many "Quiet" Revolutions in Packaging Technology The Mechanical Side

- - Packaging revolutionized by launch of the first flip-chip organic substrate
 - First Organic Pin Grid Array launched A New Package Industry is born •
 - > 100W Cooling Solutions developed; Laptop Heat pipes become mainstream •
- 2000s
 - Intel introduces Copper Pillar Bumps on die
 - Intel leads the industry by deploying fully lead & halogen free packages
 - Embedded Array Capacitors implemented for HPC another first by Intel
 - High Pin Count Land Grid Sockets Become Mainstream
 - Drive to greater adoption of Ball Grid Arrays enables "Small and Thin"
 - >200W Cooling
- 2010s
 - Thermo-Compression Bonding Tools enable Fine Pitch Flip-Chip
 - EMIB Breakthrough 2D Multi-Chip Packaging Introduced
 - Foveros opens up the 3rd Dimension

Thermo-compression Bonding for Fine-pitch Copper-pillar Flip-chip Interconnect - Tool Features as Enablers of Unique Technology

Amram Eitan; Kin-Yik Hung Intel Corporation; ASM Pacific Technology Ltd. 5000 W. Chandler Blvd., AZ, USA; 16-22 Kung Yip Street, Kwai Chung, Hong Kong Amram.eitan@intel.com; kyhung@asmpt.com





Of Ultra-Low k: Can It

Take the Strain?



I will focus Mainly on Major Changes in Packaging Interconnects

In the 1990s : Transition to Organic Flip-Chip.....



Ceramic Packaging → Organic Packaging

Wire-Bond → Organic Flip-Chip

Transition to Low Cost, Copper Based, Organic Area Array Packaging Enhanced CPU Performance with Improved Signaling and Power Delivery

In the 2000s.....The Lead-Free Transition

.....



Intel was the First to Completely Eliminate Lead from the Package

All Along Interconnects Continued to Scale



Packaging is for Ideal for Heterogeneous Integration*

Moore's Law, 40 years and Counting Future Directions of Silicon and Packaging

Bill Holt

General Manager Technology and Manufacturing Group Intel Corporation

InterPACK '05 2005 Heat Transfer Conference

Key Messages

- Systems/platform focus drives increased requirements for silicon and packaging
- Making the right choice between on-chip and in/on package integration is critical to cost effective solutions
- Moore's Law is the engine for continued growth
- Silicon is ideal for homogenous integration
- Packaging is ideal for heterogeneous integration

*Heterogeneous Integration is the integration of <u>separately manufactured & tested components</u> into a <u>higher level assembly</u> (<u>SiP aka MCP</u>) that, in the aggregate, provides <u>enhanced functionality and improved operating characteristics</u>

Intel* has a long history of using MCPs for (TTM) & Performance. **SRAM** Integration (G)MCH Integration Clarkdale LGA intel GMCH PENTIUM PRO intel Westmere 6C LGA Arrandale BGA Arrandale PGA Intel Stratix 10 and the second se DRAM RAN MC-HBM GFX EMIR DRAN Intel HyperFlex **I7 Iris Pro** CPU (intel) Core i7 DRAM A CONTRACTOR OF THE OWNER **Knights Landing** Kaby Lake G **DRAM** Integration

* Other companies (e.g. IBM, AMD, NVidia) have also similarly employed MCPs

Why is Advanced Packaging So Important?

....

The Package as a Compact Integration Platform



[2] Source: The Cost of HBM2 vs. GDDR5 & Why AMD Had to Use It, https://www.gamersnexus.net/guides/3032-vega-56-cost-of-hbm2-and-necessity-to-use-it

On-Package Integration is More Compact, Lower Power & Higher BW

Recent Interest in Advanced Packaging is driven by....



* Intel trends for on-package memory BW

Interconnects in Advanced Packaging....

High Bandwidth, Low Power, Parallel Links drive Need for High Density Die-Die Interconnects



3D Interconnect

2D Interconnect

DARPA The Serial vs. Parallel Question

Source: Presentation by Andreas Olofsson @ DARPA 2.5D/3D Workshop, Dec 6, 2018

	CHIPS Paral	lel	Serial
IP Complexity	Flip-flop + tristate		SERDES
IP Cost	Low		High (open source?)
Throughput	1Tbps/mm		1Tbps/mm?
Latency	<5ns		High
Energy Efficiency (<1000um)	0.1pJ/bit	Physics	1-10pJ/bit
Throughput per pin	2Gbps		30Gbps
Packaging Complexity	High	_	Low
Packaging Cost	High	Econom	Low

Parallel will continue to be the chosen path for DARPA until someone makes a valid case for a different option.

Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)

2D MCP Landscape





Our Focus : Push Wiring Density for Increased BW + Improved Power Efficiency

In the 2D Space....Intel has EMIB*







- **Localized** high density wiring
- No practical limits to die size
- Standard assembly process
- Bridge manufacturing much simpler
- Bridge silicon costs < Silicon interposer No TSVs, Significantly less silicon area

*Embedded Multi-Die Interconnect Bridge

• CTE Matched with Si : Low stress on low-K ILD

Silicon Interposer

- Excellent Chip-Attach Alignment
- Pitch scaling
- Interposer size is typically limited by reticle field : Active Efforts in place to develop larger than reticle interposers
- TSV capacitance impacts signal integrity of off-package links
- Interposer attach adds an extra chip attach step

EMIB Offers Flexibility







- In High Volume Production
- Multiple Bridges, Multiple Bridge Sizes and Bridge Technologies possible
- Die from Different Foundries
- Large Overall Die Area enabled

In the 3D Space....Intel Has Foveros

50μm Die-Die Interconnect Pitch 10nm Core 22nm Base Die Stacking allows functional partitioning, Smaller footprint and improved interconnect density





Co-EMIB: Blending 2D and 3D



Active or Passive Base Die

- Architecture enables >> reticle sized base die & High Density Bridge links to companion Die
- Increased Partitioning Opportunities



3D MCP Landscape



Somewhere Below 25µm Bump Pitch, the Transition from Solder Based Interconnects to Cu-Cu interconnects will be needed



Intel's Package Interconnect Roadmap

	Traditional Flip-Chip	2D - EMIB	3D - Foveros	
Today	100µm	55µm	50µm	
Future	90µm	30µm-45µm	20µm-35µm (Solder) <20µm (Non-Solder)	

Performance Challenges : Off-Package High Speed IO





IEEE 802.3 November 7, 2017, Consensus Building

High Bandwidth, Off-Package Electrical & Optical Signaling Technologies Needed

Performance Challenges : Thermals



Local hotspot density increasing gen-o-gen; likely to hit thermal wall ahead of power delivery wall



Key challenges are Raw power, Power density and Thermal Cross-talk. Thermal Co-design, Improved TIMs + Interface Control Needed

Key Takeaways

 Intel has a long and storied history in driving innovations in packaging

- We have always seen the package as a compact HI platform
- Interest in high bandwidth, low power die-die links drives the evolution of high density interconnects in 2D and 3D architectures
- Intel has a comprehensive current packaging portfolio and a forward looking roadmap

Back-up

....

Signaling Performance in Dense Interconnects

Key factors Affecting Signal Integrity and Power efficiency

....



Signaling Performance in Dense Interconnects

• Wire Widths, Spacings and Signal & Ground Ratios are key knobs for improving Signal Integrity

3S: 1G 500 Wires/mm

1S:1G 500 Wires/mm

1S:1G 1000 Wires/mm













- 1. For Details on Optimization See A.C. Durgun, Z. Qian, K. Aygün, R. Mahajan, T.T. Hoang, S. Shumarayev, "Electrical performance limits of fine-pitch interconnects for heterogeneous integration," presented at 2019 IEEE 69th Electronic Components and Technology Conference, Las Vegas, NV, 2019
- 2. Simulations above assume a link length of 0.8mm