

# Where are we on the road to Artificial Intelligence in Chip Design?

Dr. Thomas Andersen

Head, Machine Learning and AI, Design Group

#### Artificial Intelligence – Avenue to Innovation

ICs Across All Markets to Include AI Capabilities

#### MOBILE

All Smartphones will integrate Al Processing Capabilities by 2021

#### DATA CENTER

More than 50% of enterprises will deploy AI accelerators in their server infrastructure by 2022



#### AUTOMOTIVE

Volume production of autonomous vehicles will begin in 2020

#### ΙΟΤ

More than 20% of IoT devices will have Al processing Capabilities by 2022





### Why Is this Happening Now?



Ref: NVIDIA

1 - Natural Language Processing



#### Supervised learning

- RNN Language Modeling (LM) architecture
  - Predict next word in a sequence, within conversation context
- Model capacity for 1.4+
   billion users

- Make tailored suggestions

100ms response time
 – Running on TPU2

1 - Natural Language Processing



Supervised learning

- RNN Language Modeling (LM) architecture
  - Predict next word in a sequence, within conversation context
- Model capacity for 1.4+
   billion users

- Make tailored suggestions

100ms response time
 – Running on TPU2

2 - Generative Adversarial Networks



#### Which Face is Real?

https://skymind.ai/wiki/generative-adversarial-network-gan

- Unsupervised learning
- 2 neural nets competing
  - One generates images
  - One attempts to tell the difference
- Each network optimizes a different and opposing objective function

- Zero-sum game

2 - Generative Adversarial Networks



• Unsupervised learning

- 2 neural nets competing
  - One generates images
  - One attempts to tell the difference
- Each network optimizes a different and opposing objective function

- Zero-sum game

https://skymind.ai/wiki/generative-adversarial-network-gan

GPU

#### 3 - AI Accelerators



Scalar processors with vector extensions





Architectures for Accelerating Deep Neural Networks, Xilinx, Hot Chips 2018

- Data center chips for deep learning training & inference
  - -20B+,  $800mm^2$  designs
  - Thousands of processing elements @ 100+ TOP/s
- Edge IP (primarily) for deep learning inference
  - Mixed scalar/vector/spatial compute
  - Ultra energy efficient: Several TOP/s/W

### Synopsys: Silicon to Software



Software	<ul> <li>Application security testing &amp; quality</li> <li>Leader in Gartner's Magic Quadrant</li> </ul>
Verification	<ul> <li>Fastest engines &amp; unified platform</li> <li>HW/SW verification &amp; early SW bring-up</li> </ul>
IP	<ul> <li>Broadest portfolio of silicon-proven IP</li> <li>#1 interface, analog, embedded mem. &amp; phys. IP</li> </ul>
Design	<ul> <li>Digital &amp; custom AMS platforms</li> <li>Best quality of results &amp; highest productivity</li> </ul>
Silicon	<ul> <li>TCAD, lithography tools &amp; yield optimization</li> <li>Down to 5nm &amp; below</li> </ul>

### On-Device Intelligence: AI Super-chips at the Edge

Example: Synopsys DesignWare EV6x Vision Processor





### Achieving Best Performance-Power-Area

Intelligent Architectures

#### **Fusion Design Platform**

Technologies Enabling the Future of AI Accelerators

Highly-Repetitive Floorplans	MAC Topology Optimization	IR Drop Auto-Fixing
	Al-SPF-indexision and a basis of the second basis of the second ba	
Al Interconnect Planning	Al IP Reference Flows	7nm/below Enablement

### GRAFHCORE

The Synopsys Design Platform with Fusion Technology provides all of the capabilities we need to achieve superior processing performance for artificial intelligence and machine learning.

> Phil Horsfield Vice President of Silicon

Synopsys Fusion Technology Enables Superior PPA for AI Chip Design

#### Today's Design: A Deluge of New Challenges



**Synopsys**<sup>®</sup>

### **Types of Machine Learning**



### Learning to play GO

DeepMind AlphaGo goes from zero to world champion in 40 days



Example: https://deepmind.com/blog/alphago-zero-learning-scratch/

### Reality Check: Chip Design is a Tough Game to Play



### A Closer Look at the Chip Design Process Today

Intelligent design processes



### Highly Complex "Intelligent Search" Problems

Clear need to tackle the enormous problem spaces of physical design and verification

Design: Feasibility

- 1,000s macros, millions of standard cells
- Complex spacing relationships
- Non differentiable
   response functions
- NP-complete problems



#### Verification: Shift Left with Exponential Growth

- Enormous volumes of verification data
- No use of results across time and designs
- Unguided and manual processes
- Computationally intractable problems





### Al Becoming Pretty Good at Search

Recent success outside of EDA paving the way for design and verification innovation

Example: Neural Architecture Search



- Automatically discovers image classifiers
- AmoebaNet-A surpasses hand crafted NNs
- 96.6% (#1) ImageNet accuracy, ~40B FLOPS

Regularized Evolution for Image Classifier Architecture Search Esteban Real, Alok Aggarwal, Yanping Huang and Quoc V. Le, AAAI 2019, https://arxiv.org/abs/1802.01548v7 Example: Neural Acceleration Search



- Automatically discovers best scheduling for neural network computational graphs
- 20% faster runtime vs. experts, self-trains in hrs

Device Placement Optimization with Reinforcement Learning, Azalia Mirhoseini, Hieu Pham, Quoc Le, Mohammad Norouzi, Samy Bengio, Benoit Steiner, Yuefeng Zhou, Naveen Kumar, Rasmus Larsen, and Jeff Dean, ICML 2017, arxiv.org/abs/1706.04972

**Synopsys**°



#### Software Has Eaten the World...

Machine-learning is changing the way we think about design automation



As scaling continues, deluge of challenges causing more margin, iterations

Advances in AI technology offering great promise but design is a tough game to play

New breed of AI-enhanced tools breaking silos, enabling novel applications

Strength in numbers!



# Thank You

## **Synopsys**<sup>®</sup> Silicon to Software<sup>™</sup>