

Design For Thermal Reliability in 7nm

Jae-Gyung Ahn
Oct 3rd 2019






Contents

- > **Introduction**
- > **Budget-Based Reliability Management**
- > **Self-Heating Effect**
- > **Thermal-Aware EM**
- > **Temperature Gradient**
- > **Summary and Conclusion**




Introduction

- > Reliability of SoC Product: *Weakest Link* or *Series System Model*
 - >> Mix of Digital, Analog, & Memory
 - >> Multiple Mechanisms(TDDB, EM, BTI, HCI, etc.) & Components (FEOL, BEOL, & PKG)
- > High Power in Data Center & High Temp in Automotive
- > Thermal Issues: Local Heating & Temperature Gradient



Product Reliability

- > Lifetime is defined as the time @CFR (Cumulative Failure Rate) = F_0
 - >> $F_0 = 0.1\% \sim 1\text{ppm}$
 - >> CFR vs. time relation is required to get lifetime
- > Weakest link $\rightarrow F_{\text{chip}} = 1 - S_{\text{chip}} = 1 - \prod S_i = 1 - \prod (1 - F_i) \sim \sum F_i$ if $F_i \ll 1$
 - >> Each fail event is independent
 - >> Failure of any device or metal is considered as failure of chip
 - >> Pessimistic approach with redundant elements
- > Target failure rate of each block is assigned: “Reliability Budget”
 - >> Make sure failure rate of whole product meets the spec
 - >> Gives flexibility to Design since budget is transferrable



Budget-Based Reliability Management

- > Budget-Based vs. Rule-Based Reliability Check
- > Rule violation (V_{max} , I_{max} , ΔT_{max}) can be allowed as long as total FR is less than target

	Budget Based	Rule Based
Goals	Total $A_{TDDb,eff} \leq Area_max?$	$V_g \leq V_{max}?$
	Total EM FR \leq EM FR Budget?	$I_{avg} \leq I_{max}?$
	Meet Performance and Functionality @EOL	$\Delta BTI+HCI \leq$ Criteria?
ΔT Criteria	Can be relaxed	$5^\circ C \sim 10^\circ C$
Benefit	Guarantee Product Reliability	
	Quantify Product Failure Rate	

- > Ref [7] J. Ahn, et al. 2015 IRPS

Local Heating Effects

> Self-Heating Effect (SHE) in FinFET → T_{channel} higher than T_{junc}


$$\Delta T_{\text{channel}} \sim R_{\text{TH}} \times \text{Power}_{\text{channel}}$$

> Joule-Heating Effect (JHE) from high current and resistance: → RMS rule for EM

$$\Delta T_{\text{metal}} \sim I^2 R$$


> “Local”: $\Delta T = T(\text{local}) - T_{\text{junc}}$:

Does not mean T_{junc} is increased




$$\Delta V = R \times I$$

$$\Delta T = R_{\text{th}} \times \text{Power}$$



Impact of Thermal on Reliability


- > Reliability lifetimes are strong functions of temperature
- > LT ~ 0.7x with $\Delta T = 5^\circ\text{C}$ or LT ~ 0.5x with $\Delta T = 10^\circ\text{C}$
- > Rule of maximum ΔT is hard to meet in advanced technology
- > Impact to the product reliability (Impact to Reliability Budget) ?



Aging Simulation with SHE


- > ΔT_{ch} from SHE enhances Δ of Aging Effect (BTI & HCI)
- > Δ (Device degradation) should degrade performance @EOL
- > Pass criteria is not amount of Δ , but **perf@EOL**

Aging Simul w/o SHE




$$\Delta I_{dsat}_{HCI+BTI} = 8.2\%$$

Aging Simul w/ SHE



$$\begin{aligned} SHE_DTEMP &= 42^{\circ}C \\ \Delta I_{dsat}_{HCI+BTI} &= 16\% \\ \Delta v_{offset} &= 22mV \end{aligned}$$

Aging Simul after Circuit modified



$$\begin{aligned} SHE_DTEMP &= 9.1^{\circ}C \\ \Delta I_{dsat} &= 3.7\% \\ \Delta v_{offset} &= 3.3mV \end{aligned}$$

Impact of SHE to TDDDB

> TDDDB impact by checking $A_{\text{TDDDB,eff}}$ (Effective TDDDB Area)



Example when V_{g0} spec = 0.9V

- $V_{\text{eff}} = 0.93\text{V} \rightarrow A_{\text{eff}} = A_{\text{phy}} \times 12$:
The device has the same TDDDB risk as **12 x** the device w/ $V_{\text{gs}}=0.90\text{V}$
- $V_{\text{eff}} = 0.93\text{V} \ \& \ \Delta T = 20\text{C} \rightarrow A_{\text{eff}} = A_{\text{phy}} \times 154$:
The device has the same TDDDB risk as **154 x** the device w/ $V_{\text{gs}}=0.90\text{V}$ and $\Delta T = 0\text{C}$

Time-varying bias \rightarrow one effective value of V_{eff}

High $V_{\text{eff}} \rightarrow$ Shorter LT or higher risk
 \rightarrow expressed by Larger $A_{\text{TDDDB,eff}}$


ΔT_{ch} from SHE \rightarrow Shorter LT
 \rightarrow Lower V_{g0} (Reference TDDDB V_{max})
 \rightarrow Increase of $A_{\text{TDDDB,eff}}$

Impact of SHE to TDDDB is quantified by Aging simulation flow

Impact of SHE to TDDDB


- > Highest ΔT_{ch} may not be coincident with highest V_{eff}
 - >> Case 1: No impact to $A_{TDDDB,eff}$ even with $\Delta T_{ch} = 29^\circ\text{C}$
 - >> Case 2: $A_{TDDDB,eff}$ doubled due to $\Delta T_{ch} = 9.3^\circ\text{C}$
 - Acceptable if $A_{TDDDB,eff}$ is within the *budget*

Distribution of $A_{TDDDB,eff}$ [arb. unit]



Case 1

Distribution of $A_{TDDDB,eff}$ [arb. unit]



Case 2


Thermal-Aware EM Flow

- > Estimate impact of local heating on EM of wires and vias
- > FinFET Self-Heating Effect (SHE) & Wire Joule-Heating Effect (JHE)
- > *Superposition* of Thermal Coupling from all the neighboring wire aggressors

$$\Delta T_i = \sum c_{ij} \Delta T_j$$

- > Coupling coeff. is a function of distance
- > Both in horizontal and vertical direction

[4] Stephen H. and Norman C. ECTC 2015 (ANSYS)




Thermal-Aware EM Flow

- > Superposition may result in very high ΔT when there are many aggressors
- > Applied Clamping value for ΔT
 - >> Use the Maximum possible ΔT value (based on rms_ratio values)
 - >> Within influence range
- > Resulted ΔT value for two example cases
 - >> Isolated heat source has lower ΔT than dense \rightarrow **Additional benefit to Design**


rms_ratio = 100% for 9 dense lines




ΔT from Joule Heating Effect [$^{\circ}\text{C}$]



rms_ratio = 100% for center line only




ΔT from Joule Heating Effect [$^{\circ}\text{C}$]



Flow for EM with Thermal

- > $\Delta T_{\text{metal or via}} = \Delta T_{\text{SHE}} + \Delta T_{\text{JHE}}$
- > I_{max} reduced by $\Delta T_{\text{metal or via}} \rightarrow \text{em_ratio increased} \rightarrow \text{EM Failure Rate increased}$
- > ΔT assumed to be Additive



Example

$\text{em_ratio} = 80\%$
 $I_{\text{avg}} = 0.8\text{mA}$
 $I_{\text{max}}(T_{\text{junc}}) = 1\text{mA}$


$\Delta T_{\text{Temp}} = 13\text{C}$
 $\Delta T_{\text{Temp_SHE}} = 8\text{C}$
 $\Delta T_{\text{Temp_JHE}} = 5\text{C}$

$I_{\text{max}}(T_{\text{junc}} + \Delta T_{\text{Temp}}) = 0.39\text{mA}$

$\text{em_ratio w/ Thermal} = 205\%$


Case1 of JHE to EM

- > $\Delta T_{\text{metal}} = 26.9^{\circ}\text{C}$ / Total EM FR increased by $\sim 0.02\%$ \rightarrow No risk
 - >> Highest ΔT_{metal} occurs at metals of low em_ratio
 - >> Modified em_ratio is still at lower level



Case2 of JHE to EM

- > $\Delta T_{\text{metal}} = 13.0^{\circ}\text{C}$ / Total EM FR increased to 67x
 - >> Fail to meet EM FR budget \rightarrow Design Change Required



Design Flow for Product CFR (Cumulative Failure Rate)


> Transient simulation

- >> V_{eff} and I_{eff}
- >> **Self-Heating Effect + Joule-Heating Effect**
- >> A_{eff} and N_{eff} --- Proportional to CFR

> A_{eff} and N_{eff} vs. REL Budget

> Use Cond: Vcc & Temp profile

- >> $\Delta T_{\text{block}} \rightarrow$ Lifetime modulated
- >> $\text{CFR}_{\text{TDDDB}}$ and CFR_{EM} vs. time
- >> $\text{CFR}(\text{Product})$ vs. time
 \rightarrow Gives **Lifetime of the Product**





Temperature Gradient within Chip

- > Thermal Simulation with Power Density to get Temperature Profile
- > Higher T_{junc} in high power circuit block
- > Simplified ΔT_{junc} to estimate CFR vs. time and get product Lifetime

$$F_{Chip} = \sum F_{TDDB,i}(\Delta T_{junc,i}) + \sum F_{EM,i}(\Delta T_{junc,i})$$

- > High EM CFR w/ high ΔT_{junc} → Threat to the product lifetime




Budget-based check enables us to increase FR of the block with high ΔT_{junc} only.


Temperature Gradient within Chip

- > $\Delta T_{\text{junc}} = 8^{\circ}\text{C}$ obtained for a high power block
- > CFR increased from EM risk increase \rightarrow LT=12.4yr reduced to **7.3yr**
- > Budget-based check and special care for high ΔT_{junc} block \rightarrow Final LT becomes **12.0yr**

Product CFR vs. use time [year]



Product CFR vs. use time [year]



Conclusions

- > **Design For Reliability in 7nm node explained**
- > **CAD Flow enhanced to consider thermal issues**
 - >> **FinFET Self-Heating Effect impact to BTI / HCI / TDDB / EM**
 - >> **Metal Joule Heating Effect impact to EM**
 - >> **Temperature Gradient impact to Product Failure Rate**
- > **Budget-Based Reliability Flow gives flexibility to handle thermal issues.**

Adaptable.
Intelligent.

