



Functional Safety for Semiconductor Designs

Alessandra Nardi, Software Engineering Group Director, Automotive Solutions

Electronic Design Process Symposium 2018
Milpitas - September 14, 2018



Contributors: Antonino Armato

cādence[®]

Overview

- Introduction and automotive overview
- Basics of Functional Safety (ISO26262)
- Functional Safety Analysis
- Functional Safety requirements driving the traditional design flow
- Conclusions

What are we Talking About?

- (9 deaths & 1000+injuries)/day due to distracted driving
- Social/economical push to autonomous driving/ADAS (*)




Figure courtesy of: TI

Motor Vehicle Safety

Motor Vehicle Safety	+
State Data and Information	+
Cost Data and Prevention Policies	+
Child Passenger Safety	+
Seat Belts	+
Teen Drivers	+
Older Adult Drivers	+
Impaired Driving	+
Distracted Driving	
Pedestrian Safety	+
Tribal Road Safety	+
Motorcycle Safety	+
Bicycle Safety	+
Global Road Safety	+

[CDC](#) > [Motor Vehicle Safety](#)

Distracted Driving



Language: English (US)

Each day in the United States, approximately 9 people are killed and more than 1,000 injured in crashes that are reported to involve a distracted driver.¹

Distracted driving is driving while doing another activity that takes your attention away from driving. Distracted driving can increase the chance of a motor vehicle crash.



Types of Distraction	The Problem	Risk Factors	Prevention	Additional Resources
<h3>What are the types of distraction?</h3> <p>There are three main types of distraction:</p> <ul style="list-style-type: none"> • Visual: taking your eyes off the road; • Manual: taking your hands off the wheel; and • Cognitive: taking your mind off of driving.² <h3>Distracted driving activities</h3> <p>Anything that takes your attention away from driving can be a distraction. Sending a text message, talking on a cell phone, using a navigation system, and eating while driving are a few examples of distracted driving. Any of these distractions can endanger the driver and others.</p> <p>Texting while driving is especially dangerous because it combines all three types of distraction.³ Sending or reading a text message takes your eyes off the road for about 5 seconds, long enough to cover a football field while driving at 55 mph.⁴</p>				

Get Email Updates

To receive email updates about this topic, enter your email address:


What's this?

Source: https://www.cdc.gov/motorvehiclesafety/distracted_driving/index.html

(*) ADAS: Advanced Driver Assistance Systems

Automotive Semiconductor Growth

Major forces shaping the automotive industry



Vehicle electrification

Growth of Autonomous Driving


Increased Connectivity

IVI – AR/VR

Autonomous Driving


“With great power comes great responsibility”

- Amount of electronics is growing fast
- (ADAS) based on complex SoCs to enable high-performance computing
- Safety critical ADAS applications have stringent requirements on
 - Functional Safety
 - Security
 - Reliability
 - Quality





- ADAS and autonomous driving are changing the game:
- Requirements are rippling down the chain
- Functional Safety requirements have entered the traditional design flow

What Makes Automotive so Challenging?



- Lifetime Reliability issues**
- Aging
 - Electro-Migration
 - Process Variation
 - Thermal Fatigue
 - ESD



Quality (Zero Defect)

“Design for Test”
Eliminate early life failing parts

- Design meets specifications at start of life
- Target is 0 DPPM (Defective Parts Per Million)

Production test =
Wafer probe + 3 temp.

Minimize area imp.
Optimize Test Time

Reliability (AEC-Q100)

“Design for Robustness”
Minimize lifetime reliability issues

- Design meets specification until the end of life
- FIT (Failures per billion hours of operation)

Aging

ESD, Latchup

EMI

Thermal

Functional Safety (ISO26262)

„Design for Safety“
Detect faults and protect the system integrity


- Design is amended with safety mechanisms which detect faults

FMEDA
FIT rate

Safety SoC
Architecture

Safety
Verification

Functional Safety Standards




ISO 26262 defines

- Processes to follow
- Hardware/software performance to achieve
- Safety documentation to produce
- Software tools compliance process

1. Vocabulary			
2-5 Overall safety management		2-6 Safety management during the concept phase and the product development	
		2-7 Safety management after the item's release for production	
3. Concept phase	4. Product development at the system level		7. Production and operation
3-5 Item definition	4-5 Initiation of product development at the system level	4-11 Release for production	
3-6 Initiation of the safety lifecycle	4-6 Specification of the technical safety requirements	4-10 Functional safety assessment	
3-7 Hazard analysis and risk assessment	4-7 System design	4-9 Safety validation	
3-8 Functional safety concept	5. Product development at the hardware level	6. Product development at the software level	
	5-5 Initiation of product development at the hardware level	6-5 Initiation of product development at the software level	
	5-6 Specification of hardware safety requirements	6-6 Software architectural design	
	5-7 Hardware design	6-7 Software unit design and implementation	
	5-8 Evaluation of the hardware architectural metrics	6-8 Software unit testing	
	5-9 Evaluation of the safety goal violations due to random hardware failures	6-9 Software integration and testing	
	5-10 Hardware integration and testing	6-10 Software integration and testing	
		6-11 Verification of software safety requirements	
8. Supporting processes			
8-5 Interfaces within distributed developments		8-10 Documentation	
8-6 Specification and management of safety requirements		8-11 Confidence in the use of software tools	
8-7 Configuration management		8-12 Qualification of software components	
8-8 Change management		8-13 Qualification of hardware components	
8-9 Verification		8-14 Proven in use argument	
9. ASIL-oriented and safety-oriented analyses			
9-5 Requirements decomposition with respect to ASIL tailoring		9-7 Analysis of dependent failures	
9-6 Criteria for coexistence of elements		9-8 Safety analyses	
10. Guideline on ISO 26262			

Functional Safety Definition—ISO 26262

“Absence of unreasonable **risk** due to **hazards** caused by **malfunctioning** behavior of electrical and/or electronic systems” (ISO 26262)




ASIL examples for illustration purposes only

ASIL Determination Example—ISO 26262



Functional Safety Principles

Covers random and systematic errors



Hardware Random Failure Metrics

A measure of the effectiveness of the solution to detect random failures



ASIL	SPFM	LFM	PMHF
A	Not relevant	Not Relevant	< 1000 FIT
B	≥ 90%	≥ 60%	< 100 FIT
C	≥ 97%	≥ 80%	< 100 FIT
D	≥ 99%	≥ 90%	< 10 FIT

SPFM: Single Point Fault Metric

- Relative value reflecting the robustness to single point faults by coverage from safety mechanisms

LFM: Latent Fault Metric

- Relative value reflecting the robustness to latent faults by coverage from safety mechanisms or by the driver recognizing that the fault exists before the violation of the safety goal

PMHF: Probabilistic Metrics for Hardware Failures

- Absolute value representing the residual likelihood of failure
- Expressed in FIT (Failure in Time), $1\text{FIT}=10^{-9}/\text{h}$

Functional Safety Analysis

How do we measure Functional Safety?

FMEDA (Failure Mode Effect and Diagnostic Analysis)

- Systematic approach to analyze what can go wrong and whether the design is able to detect the problems
- Calculates the hardware random failure metrics

Timing Analysis

- Evaluates whether the failure can be detected in time to revert to a safe state

Auditors (accredited certification bodies)

DFA (Dependent Failure Analysis)

- Evaluates Common Cause Failure effects that can “reduce the effectiveness of safety measures”




ISO 26262
compliance/certification

FMEDA - Failure Mode Effect and Diagnostic Analysis



- FMEDA is a structured approach to define the **failure modes** and the **diagnostic capabilities** of a hardware component
- It evaluates Safety Architecture (collection of safety mechanisms) and calculates the safety performance of the system (SPFM, LFM, PMHF).

Part	Sub-part	Failure mode	Safety Goal	Failure Rate	Total SPFM		94.78%
					Safety Mechanisms	DC	SPFM
CPU	Decoder	Incorrect Instruction Flow caused by a fault the decode logic	SG1	3.92E-03	SM1	90%	90%
	Multiplier	Incorrect Instruction Execution caused by a fault in the multiplier	SG1	9.09E-03			0%
	Adder	Incorrect Instruction Execution caused by a fault in the adder	SG1	2.25E-03	SM2	90%	90%
	Divider	Incorrect Instruction Execution caused by a fault in the divider	SG1	1.60E-03			0%
	Fetch	Incorrect Instruction Flow caused by a fault the fetch logic	SG1	1.83E-02	SM3	60%	60%
	Cache	Wrong data cell caused by a fault in the cache	SG1	3.98E-01	SM4	99%	99%




DFA – Dependent Failure Analysis

- Functional Safety can be achieved through **redundancy** of functionality
- This is effective only if redundant elements are **independent**
- DFA identifies single causes that could invalidate independence and violate a safety goal, e.g. it is an analysis of **Common Cause Failures** (CCF)
- For example, it considers architectural features such as:
 - similar and dissimilar redundant elements
 - different functions implemented with identical software or hardware elements



Timing Analysis

- Diagnostic Test Interval (DTI):
 - Amount of time between the executions of online diagnostic tests by a safety mechanism
- Fault Tolerant Time Interval (FTTI):
 - Time-span in which a fault or faults can be present in a system before a hazardous event occurs



Functional Safety Analysis and Flow

Understanding and achieving ASIL HW metrics

For each Failure Mode

How reliable is my component?

Failure Rate

Is there a safety mechanism to detect faults?

Safety Mechanism

How good is my safety mechanism at detecting faults?

Diagnostic Coverage

Functional Safety Analysis (e.g. FMEDA)

HW metrics (SPFM, LFM, PMHF)

FS Design


FS analysis (FMEDA)

FS Verification

Implementation

- To improve the HW metrics and achieve the target ASIL
 - “Better” component
 - Better/Additional Safety Mechanism
- FS analysis drives the traditional design/verification flow

Functional Safety Design and Verification Solution



Functional Safety Analysis links to the traditional design/verification and implementation flow:


- To include safety mechanisms and meet the HW metrics/ASIL
- Safety metrics, ppa, verification time, automation are all to be considered

Built-In-Self-Test (BIST) for Functional Safety

An example of safety mechanism application and requirements

- BIST is used for automotive in-system/field testing for lifetime reliability to achieve desired ASIL
 - Power-On-Reset
 - Mission-Mode (which requires the system to be operational during the periodic in-field testing)
- Specific challenges and requirements:
 - High Coverage → meet ASIL requirements
 - Area overhead → cost
 - Short test-time → meet the Fault Tolerant Time Interval (DTI/FTTI) requirements
 - IEEE 1500: Isolate blocks for in-system LBIST

Note: Although correlated, test coverage estimated during BIST insertion is not exactly the DC required by the random failures HW metrics




Evaluation of the diagnostic coverage through FS verification

Part	Sub-part	Failure mode	Safety Goal	Failure Rate	Total SPFM		94.78%
					Safety Mechanisms	DC	SPFM
CPU	Decoder	Incorrect Instruction Flow caused by a fault the decode logic	SG1	3.92E-03	SM1	90%	90%
	Multiplier	Incorrect Instruction Execution caused by a fault in the multiplier	SG1	9.09E-03			0%
	Adder	Incorrect Instruction Execution caused by a fault in the adder	SG1	2.25E-03	SM2	90%	90%
	Divider	Incorrect Instruction Execution caused by a fault in the divider	SG1	1.60E-03			0%
	Fetch	Incorrect Instruction Flow caused by a fault the fetch logic	SG1	1.83E-02	SM3	60%	60%
	Cache	Wrong data cell caused by a fault in the cache	SG1	3.98E-01	SM4	99%	99%


Additional detail on the safety mechanisms associated with these element faults are referenced in each row (Tables D.2 to D.14). The effectiveness of these typical safety mechanisms for the given elements is categorized according to their ability to cover the listed faults to achieve low, medium or high diagnostic coverage of the element. These low, medium and high diagnostic coverage rankings correspond to typical coverage levels of 60 %, 90 % or 99 % respectively.

Excerpt from ISO 26262-5:2011(E) – Annex D (Evaluation of Diagnostic Coverage)



Functional Safety Verification

- For some safety mechanisms (SM), DC can be analytically calculated but might still need to be verified for ASIL D applications
- In the case of custom or SW SM, fault injection simulation can be used for a more accurate verification of the DC value
- A fault injection campaign requires:
 - Description of the workload
 - Observation and detection points
 - Injection points




Fault categorization (used to measure the DC):

- **Safe**: the functional output is not affected by the injected fault (*)
- **Dangerous Detected**: functional output is affected, but the SM has detected it
- **Dangerous Undetected**: functional output is affected, and the SM has not detected it


Additional Considerations for FS Verification

- Fault Injection simulation can be an expensive step and requires optimized setup



Examples of Safety Mechanisms


Triple Modular Redundancy (TMR)



Function to protect



Added safety mechanisms



Dual Core Lock Step (DCLS)

Physical Implementation of Safety Mechanisms

Dependent Failure Analysis requirements

- Safety mechanisms are used to improve FS by increasing the diagnostic coverage (ability to detect a failure and bring the system into a safe state)
- Redundancy only helps when there is true independence of the redundant logic
- Physical Implementation needs to support true independence by avoiding common cause failures

Table D.4 — Processing units




Safety mechanism/measure	See overview of techniques	Typical diagnostic coverage considered achievable	Notes
Self-test by software: limited number of patterns (one channel)	D.2.3.1	Medium	Depends on the quality of the self test
Software diversified redundancy (one hardware channel)	D.2.3.4	High	Depends on the quality of the diversification. Common mode failures can reduce diagnostic coverage
HW redundancy (e.g. Dual Core Lockstep, asymmetric redundancy, coded processing)	D.2.3.6	High	It depends on the quality of redundancy. Common mode failures can reduce diagnostic coverage

Excerpt from ISO 26262-5:2011(E) – Annex D (Evaluation of Diagnostic Coverage)

FS-Aware Place&Route

Implementing redundant HW according to DFA requirements

Example of HW redundancy




- Same value register spacing – special placement
- Logic isolation - safety islands

- Power-domain routing - specific safety coloring
- Reliability - 100% multi-cut via coverage

Functional Safety Process Compliance

Addressing systematic errors

Both processes and metrics are ASIL-dependent




- Part 2 (Management of Functional Safety)
- Functional Safety Manager
 - Evidence of competence
 - Quality Management

- Part 5 (Hardware Development)
- Hardware design and requirement specification
 - Hardware integration and testing
 - Hardware verification

- Part 8 (Supporting Processes)
- Confidence in the use of software tools
 - Configuration management
 - Change management

Tool Confidence Level (TCL) – ISO 26262-8:2011

EDA tools are supporting processes in the development environment




EDA providers deliver Safety Manuals for the tools/flows

Conclusions

- Basics of Functional Safety (Hardware Random Failure Metrics, ASIL)
- Functional Safety Analysis (FMEDA, Timing Analysis, DFA)

- Functional Safety requirements driving the traditional design flow



cā dence[®]

© 2018 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.