ANSYS[®]

Achieving 5G/ADAS/AI/Photonics System Reliability for Advanced FinFET Designs

Norman Chang

Chief Technologist

Semiconductor BU, ANSYS Inc.

EDPS, Sept. 13, 2018



Semiconductor – Observed Trends and Challenge



Design Trends

Increasing IP content

Technology Migration

More than Moore

Power/Performance

- 100G SerDes, Wide IO
- 5G mmWave high-freq
- Fan-less cooling

- **5G/ADAS/AI** are key growth drivers
 - 7nm/5nm, advanced packaging, aggressive PPA
- System reliability an emerging challenge
- >15 year lifetime, harsh environment, thermal/EM and ESD/EMI/EMS reliability, aging (NBTI/TDDB/HCI)
- Post-silicon failures, related to voltage, timing, and process variability
 - Sub 500mV, fast Monte Carlo, LDE, DvD impact on Timing



Emerging Needs of Chip-sets and Systems for 5G Market

Enhanced Mobile Broadband



Qorvo: LTE-A, Pro, Extended Bands, Fixed Wireless mmW, Beam Steering Infrastructure, Efficient FEMs



Source: Quorvo, Inc, from ITU-R IMT 2020 requirements

- Frequency increases tremendously covering sub-6G to 28G/39G with larger number of antenna arrays on massive MIMO and beam forming functionality on mobile chips
- Challenges in Power & Reliability Analysis including thermal/ESD/EMC
- Substrate noise from digital to analog or vice versa
- RFI noise analysis
- Accurate electrical models needed for on chip components such as spiral inductor and clock-tree/transmission lines

Increased complexity due to performance needs of 5G infrastructure



5G mmWave Massive MIMO with High-power Consumption

Beamforming Architectures







Analog Beamforming	Digital Beamforming	Hybrid Beamforming
Beam formed by weighting RF paths	Beam formed by weighting digital paths	Beamforming a combination of analog and digital
Low power/complexity	Highest power / complexity	Moderate power/complexity
Good for coverage	Highest capacity / flexibility	Compromise between analog and digital
Single beam – single data stream	Frequency selective beamforming	Best choice with existing technology

© 2018 IEEE International Solid-State Circuits Conference 4.1: Architectures and Technologies for the 5G mmwave Radio



Figure 4 The original Movandi BeamX prototype is a 64element phased array antenna based on bulk CMOS processes. Image courtesy of Movandi Corporation.

Courtesy: edn.com

Complex CMOS beamforming arrays consume > 160 watts of RF power

60

(Movandi, Blue Danue, etc.)

Courtesy: Analog Devices, ISSCC 2018

4 © 2018 ANSYS, Inc.

September 6, 2018

Computing and Reliability Requirements for Next Generation SoC



Source: Intel

- ✓ Wide range of operating conditions
 - Reliability: up to 150°C ambient, 15+ years Life Cycle
- ✓ ADAS: Real time data processing w/ AI chips



16nm 800MHz NXP S32S microcontroller

"When we started the development of the S32S it was clear that just building another incremental microcontroller was not what customers needed to handle the safety and performance requirements of next-generation and autonomous vehicles" - Ray Cornyn, VP & GM, Vehicle Dynamic products, NXP

New opportunities for highest growth potential

- Image sensors, High frequency RADARs, LiDARs with signal/image processing
- Graphics/AI cores for big-data analytics and Sensor Fusion
- End-to-end security

/ECUs

MCU/



Reliability Constraints

System Reliability for Automotive and 5G Chip-Package-System

Reliability Challenges



Multidomain and Multiphysics simulations are critical for Reliable 5G and Automotive Electronics

Si Photonics to Enable Next Generation Data Centers

- Si Photonics leveraging CMOS process can be the next major growth segment
 - Automated large scale integration
 - High yield and reliability, and low cost
- Advantages for the next generation data center
 - Single-mode -> multi-kilometer links
 - Wavelength-division multiplexing (WDM) for high BW/fiber
 - High freq transceiver and receiver, and reliable waveguides

Luxtera Achieves Record Breaking Optical Performance with New TSV-Enabled Silicon Photonics Platform at TSMC

- On TSMC 300nm SOI wafer
- TIAs, CDRs, MZI modulator drivers and advanced DSPs that achieve world-class levels of performance and power efficiency. These advancements are crucial in providing customers with a differentiated portfolio of high performance optical transceiver products starting with next generation PAM4 100G/λ single wavelength and multi-wavelength transceivers which commence shipments in 2019

http://www.luxtera.com/2018/03/13/luxtera-achieves-record-breaking-optical-performance-with-new-tsv-enabled-silicon-photonics-platform-at-tsmc/



Potential Simulation Needs of Upcoming Photonic ICs

UCSB From Discrete Modules to Integrated Chip I/O (Luxtera)



September 6, 2018

- High reliability simulation needs
 - Thermal/stress simulation
 - PI/SI of High-freq transceiver and receiver Chip-Package-System
 - Waveguide S-parameter 3D EM simulation



26

Chip-Package-System Thermal Reliability Workflow



Thermal Run-away Power/Thermal Convergence Flow





 $\Delta V_{T} = -4 \text{ mV/°C to } -2 \text{ mV/°C}$ $P_{\text{static}} = V_{\text{CC}} \text{ I}_{\text{leak}} \sim exp (-V_{\text{T}})$

Temperature dependent leakage power equation per cell from foundry or SPICE simulation

Local temperature rise has significant impact to P_{static} due to temperature dependent leakage power, and vice versa

Power/Thermal Convergence Example



ANSYS®

Power-Thermal Iterations

3DIC Thermal Run-away Power/Thermal Convergence Flow





Multiphysics Simulations for Fanout Wafer Level Packaging (FOWLP) Designs



Thermal-induced Stress of WLP ELK (Extreme Low-K) Layers



Emerging ADAS Thermal Reliability Needs and Solutions, N. Chang, et al., IEEE Micro Magazine, April, 2018

Aging Reliability in FinFET Technologies

Aging in FinFET accelerated by two major device degradation mechanisms:

- Negative Bias Temperature Instability (NBTI)
- Hot Carrier Injection (HCI) and Time Dependent Dielectric Breakdown (TDDB)



Aging aware SOC Timing closure is necessary to ensure long term reliability for FinFET designs

ANSYS°

SoC Chip Level Aging Timing Sign-off in Advanced FinFET Technologies, Y. Sun, C. Zhan, HiSlicon, DAC, 2017

Substrate Noise among Analog/Digital Sections

Applications for 5G / ADAS SoC Development

Case study: NXP (Saturn SAF360X)

- Multi-standard software-defined radio co-processor capable of decoding all three major digital terrestrial radio standards
- 6 separate IC functions in one chip == 75% size reduction

Coupling Noise from switching digital to sensitive analog through the silicon



Noise coupling \rightarrow Spikes in FM Spectrum Impacts audio quality and performance





Multiphysics Reliability Simulation: Full 5G System



ANSYS

ANSYS[®]

Chip-Package-System ESD/EMC Simulation Needs



System Level ESD Simulations Demanded for Upcoming 5G/ADAS Systems

Target: System level ESD Sign-off with CECM for IEC61000-4-2 testing



 \checkmark

 \checkmark

 \checkmark

 \checkmark

What-if Analysis for system level ESD optimization

Fullchip Layout modeling and PG extraction

ESD device modeling, Chip ESD Model

System level ESD analysis with CECM

Improve ESD protection from chip all the way to PCB



"System-level ESD Failure Diagnosis with Chip-Package-System Dynamic ESD Simulation" R. Myoung, B. Seol, N. Chang, Samsung/Ansys, EOS/ESD Symposium 2014

Chip pin V(t) for different CECM. Higher Cdie results in lower pin residual voltage



Solutions needed:

IO/IO Ring Modeling

EMC Compliance on Automotive IC's



- EMC compliance covers automotive supply chain at different levels
- ECE-R10 \Rightarrow General EMC regulation for car manufacturers
- CSPR25, ISO11452 ⇒ <u>Component-level</u> EMC tests against radio disturbance
- IEC61967,IEC62132 ⇒ <u>IC chip-level</u> emission and immunity tests



EMI/EMS CPS Reliability



- The legal requirements to limit the generation or vulnerability due to Electromagnetic disturbance
- The automotive products need to comply with the requirements
- Achieving EMC compliance is a time-consuming task

September 6, 2018

Multiphysics simulations combining Chip-Package-System are required to avoid costly redesign during manufacturing



EMI/EMS System Reliability



"Integration of RF DPI on ESD Protection Devices in EMS Testing of IC Chips", M. Nagata, N. Chang, et al, Kobe Univ, ANSYS, EMC Europe, 2018



Meeting the Challenge of 2nd Edition of ISO26262 for ADAS Reliability

Revision of the international standard dedicated to product development processes for safety-related electrical and/or electronic systems (E/E system) comes with new challenges for Semiconductors



Change Management & Impact Analysis

Chip data and reliability info should be part of System Reliability Calculation



System Reliability Checks can be Greatly Augmented with ML/DL



Example Application: "Machine Learning based Generic Violation Waiver System with Application on Electromigration Sign-off, N. Chang, T. Ku (Nvidia), et al, ASP-DAC, 2018

ANSYS



September 6, 2018

Upcoming Challenges for System Reliability Analysis Flow

- Comprehensive system reliability flows needed to cover unique demands from high-frequency, high-power 5G systems
 - High-frequency effects need to be considered for 5G CPS
 - System-level thermal/ESD presents a new challenge
- ADAS/AI ramping up very quickly with many new start-ups in this area targeting a complete Level-4/5 Autonomous Driving system
 - Electronics needed to survive >15 years under harsh environment and with smaller margin
 - Thermal and aging become an immediate reliability threat
 - EMI/EMS become part of standard compliance
- Si Photonics leveraging CMOS process can be the next major growth segment
 - Automated large scale integration
 - System reliability analysis flow required

