Efficient HW/SW Co-Design & Validation of Complex Emerging Systems

Pre-silicon Prototyping Tools, Flows and Methodologies (TFM) for a first-pass silicon success!

Jai Kumar System Validation Architect (Emulation-FPGA Expert), Principal Engineer, Santa Clara, Intel Corp. **Presentation Outline**

System Design & Validation Challenges

Pre-Silicon Prototyping TFMs

Explore, Optimize and Validate

Co-Optimization for First-Silicon Success

"Linksters" Driving Complex Emerging Systems!

Have you heard of the Linksters?



Who are the Linksters?

✤ Everyone born post 2002 (iPad Era) → fully digital life → low tolerance to technology problems of any magnitude!

Emerging System Characteristics


- Smart (AI, Deep Learning)
- Connected (AON, AOC, 5G)
- Safe (security; ~750M hacks/day)
- Blazing user response (Perf/Watts)
- Yearly Refresh (2X Perf @ same cost)

Systemic complexity growth explosion!


Innevation is moving at a scarily fast pace!



Emerging System Design Challenges – simplified



HW/SW Co-Optimization Pre-Silicon Shift-Left



Pre-Silicon Co-Optimization Shift Left is foundational to Product Development Efficiency

Pre-Silicon Prototyping Tool Portfolio

				Sing table Care Some, Sc 2 galance students Table Some Table Som
	Simulation	Emulation	FPGA	Virtual Platform
Application	find logic bugs	Find complex system- level bugs; Si bug reproduction, PnP, FUSA	IP-level FW development, real-world devices	HW/FW/SW co-dev and integration
Accuracy	RTL	RTL	RTL	registers/ behavioral
Speed	~10-100 Hz	~500hz - 2 kHz	10-100 Mhz	50-500+ Mhz
Cost	\$	\$\$\$\$	\$\$	\$
Scale	IP, SS, SOC	Mega IP, SS, SOC	IP, SS, SOC subset	IP, Platform

Effective Pre-Silicon TFMs are critical to managing emerging design complexity

Pre-Silicon Prototyping Typical Applications

Platform	What it is:	Objectives
Virtual Platform	VP for FW/SW Development	Boot Android, Windows, IP level FW Development and Validation & System SW/driver development.
FPGA Platform	FPGA HW platforms	Real-world devices/sensors with FW, BIOS, OS and Driver development with real use-cases.
N-1 FPGA Hybrid	Silicon tightly coupled with new logic in FPGA	Architectural exploration with real application-level workloads in a real world env (full FW+BIOS+OS+Driver+SW applications).
Emulation Platform	Emulation Platforms	Validate all IPs, Sub-systems and SoC HW – focused on HW Validation, Power Estimation and Performance Analysis.
Hybrids	VP tightly coupled with Emulation/FPGA	Provides full system context to HW under test

Prototyping → Virtual Silicon→ Early Customer Enabling/Engagement

Virtual Platform: Quick Intro

Basics:

- Fast, System-level models, "real world IO"
- Short development time, full visibility, runs prodn sw

Typical Industry uses:

- FW, SW Development primary vehicle, Boot OS, run real SW workloads
- Early collaboration with customers/partners
- Hybrids to provide system-level context for Emu/FPGA

Challenges:

Very high abstract models – more details slow down



Emulation: Quick Intro

Basics:

- RTL, UPF, TB and collaterals transformed to a "virtual silicon"
- 3 types FPGA, Custom FPGA, Custom processor type emulators from 3 big EDA Vendors.

Typical Industry uses:

- SoC, SS, IP Functional validation where simulator runs-out-of gas
- Directed and synthetic validation content; mfg test-scan, reset flows
- HW/Software Co-Validation, Global System Flows (Boot, Reset, Scan)
- Power and Performance Estimation & Analysis

Challenges:

Cost, Long Model TAT

FPGA Prototyping: Quick Intro

Basics

- Vendor Tools transform RTL to FPGA Bit-stream → Downloaded to FPGA HW
- Many HW Board Vendors; Fewer SW FE Tools; BE provided by FPGA Provider
- New tools: emulation like ease-of-use to enable "prototyping for validation"


Typical Industry uses:

- Traditional FPGA Prototyping: FPGA vs. ASIC trade-offs (Industrial, embedded)
- Emerging Uses: AI, ADAS, New/Dynamic algorithm implementations; CPU Co-Die
- Time-to-First Prototype (TTFP), Model TAT, Debug, effort intensive
- Limited to 8-12 FPGA Capacity, Expanding to FC, HSIO Enabling (e.g. PCIE)
 EDPS 2018







<u>Click here to</u> download this FREE <u>Book!</u>




FPGA Prototyping: Concept to Product Fast Path



Security, Performance and Flexibility to replace low-volume ASICs for dynamic new market segments






Power & Performance Analysis

Performance Analysis:

- Similar approach/setup to Power Analysis
- Instrument models with perf counters in design
- Run real workloads
- Capture Data for entire workload

Smart Query and GUI help visualize and flag performance issues:

• Latency, Backpressure, Bandwidth issues



Summary

- Linksters driving vicious cycle of systemic complexity growth
- Cross-domain optimization is crucial to product development!
- Suitable application of Prototyping TFMs is key to high Rol
- Effective Pre-Silicon HW/SW co-optimization is key to First Silicon Success and TTM!
- FPGA Prototypes can help you fast track concept to products



Others predict the future. At Intel, we're building it.



BACKUP

(intel)

At Intel

We're EMpowring the LINKSTERS BY DELIVERING experiences once thought to be impossible.

Autonomous 5g Artificial Virtual Driving networks intelligence Worlds


Products that awe tough-to-please Linksters!



using virtual hardware in a


With Intel Wind River[®] Simics[®] you can simulate anything, chip to system and get the access, automation, and collaboration tools required for Agile development practices.

Simulate anything, Chip to system




on-demand access to any target system, so that you can create and deliver better intervented software faster

Pre-Silicon Prototyping Tool Profile



Industry Usage of Emulation & FPGA Prototyping




Design Projects

Source: Wilson Research Group and Mentor Graphics, 2014 Functional Verification Study

FPGA Prototyping Vs. Emulation

Features	FPGA Prototype	Emulation	
General:			
Capacity Expandability	Good	Very Good	
Memory Capacity	Very Good	Good	
Ease of use	Low	Very Good	
Cost	Low	High	
Model Build Efficiency:			
Compile Time	OK	Very Good	
Model Size	Smaller	Bigger	
RTL Flexibility	OK	Good	
Test bench support	OK	Very Good	
Simulation Efficiency:			
Simulation Speed	Verv Good	Good	
Save/Restore	No	Very Good	
IO Expandability (PCIE, Ethernet etc)	Very Good	Good	
Debug Efficiency:			
Signal Visibility	Limited	Very Good	
Waveforms w/o re-run	No	Very Good	

Industry FPGA Prototyping Challenges



2014 Design Projects

Source: Wilson Research Group and Mentor Graphics, 2014 Functional Verification Study

Abstract

Advancements in silicon and software technologies have paved the way for highly complex, interconnected systems targeted at emerging applications in Mobile, AI, ADAS, VR, and IoT. The design and development of these complex systems calls for a tightly coupled HW/SW co-design shift-left to eliminate costly silicon re-spins and reduce TTM. This presentation will share deployment and successful leverage of pre-silicon Emulation and FPGA Prototyping technologies that accelerates the much needed paradigm shift for an efficient and effective validation of system HW and SW Stack(FW, BIOS, OS & Apps). I will share suite of pre-silicon prototyping TFM solutions and their relative strengths with guidance on their applications throughout the system development cycle while maximizing Rol. I will also share game-changing applications of prototyping technologies that drives architectural, software, security, and power management explorations that are at heart of new products in the fast evolving market segments like AI.



