

DATA-CENTRIC COMPUTER ARCHITECTURE

Pankaj Mehra, Founder and CEO

July 3, 2017


©2017 Pankaj Mehra

Data-Centric Computer Architecture

- **1** Elements of Infrastructure: Bits, Cores, and Fabrics
- **2** Data Sources, Data Varieties, and Data Growth
- **3** Data Lifecycle and Business Value of Information
- **4** Toward a Memory-Centric Architecture
- **5** iMemory Prototype

Bits, Cores & Fabrics: the elements of infrastructure

9/16/17 3




9/16/17

4

Bits, Cores & Fabrics

The foundation of infrastructure




16-Sep-17

5


Systems, Services, Devices

Bit primacy historically at device level only



The quest for data primacy

Follow the bits




Data at the Center: Why? Sources, Varieties, <u>Growth</u>

9/16/17 8

Typical One-Stop Online Portfolio


The perfect user data trap



The Cloud: What User Bits Vanish Into

The Cloud: Where bits gather context






Typical Storage Abstraction Cake

Often a shared utility owned by an Infrastructure & Ops team for internal properties + 1000s of ecosystem partners + IaaS customers?

Not uncommon to find multiple EBs across 100Ks servers




User Data

• Generally,

- -Never-say-no attitude!
- -"Free & Unlimited" BYOC
- -40+% growth in photo and video tier
 - Machine learning based information extraction
- Users revealing each other's context in social graphs and CCOs
 Advertising gold
 - Advertising gold!

Typical petabyte breakup at **1EB**



Logging, and not just transactions

The root of all data collection

TLOG ELOG ALOG

TRANSACTION LOGGING APPLICATION LOGGING LOG EVERYTHING

Business Critical Tx in Operational Data Stores

Paid transactions (\$0.10/tx) → Free Transactions** **5 EB** in MSFT Cosmos! (\$0)

Blockchain (FSI, pharma, ...) for **Distributed Ledger

SIEM (ArcSight), **Kissmetrics (SaaS) and Google Analytics, spur a** wave of app logging

The user is the product

Every read becomes a write

PBs/day pour in from phones, fixed cameras, cars (GM), travelers, ...


Lifecycles and Business Value of Information

9/16/17 15

Information Lifecycle Management

Driven more by protection and retention than by cost

Nemory Map / Declare and Use	Continuously Protect	<mark>> Optimize</mark>		Archive	Deep Freeze
	0-72 hrs	72 hrs – 2 wks	Months	Years	Decades
 Operat 	ional	• Tra	nsitional		 Archival
– freque updat during hours creati	ed 3 72 after	- c k	nfrequently updated converted to ousiness record ormat	ł	 static (rarely accessed) subject to long- term records management



Copy Data Management

September 16, 2017 17

Toward MCA Memory-centric Computer Architecture

9/16/17 18


Shipping computation to the data

Power Reduction in data movement count and distance

Performance Parallelism, Bandwidth, and Latency

Cost

Low gate count embedded cores with future open ISA and tools




Works best when simple expressions computed against large number of data records

iMemory: Bits meet Cores

9/16/17 20

Beyond Devices: Data Primacy as the ticket to systems

Domain Specific Language optimizers are key



16-Sep-17 21


a new tier in the Data Center where Data can be Big and Fast

Market Segments and Currently Architected Tiers


	HPC	Hyperscale Server	Enterprise Server	Enterprise Storage, Converged			
<u>Compute</u> <u>Tier</u>	 Memory-storage convergence in full swing. Several monumental shifts driven by the need to query petabytes in real time Hana,a database without an I/O stack Spark and ML placing analytics in focus Petabytes held in DRAM by memcached and redis Kafka, a pub-sub system without any storage I/O pmemobj, ext4-DAX maturing 						
<u>Archive</u> <u>Tier</u>	 All about highest capacity at the lowest cost. Evolutionary shifts driven by the need to store <u>and process</u> exabytes at lowest cost Unified scale-out filesystems for block-file-object Spark and ML in Compute Tier highlight the need for <u>bandwidth over latency</u> in archive tier Encryption, Access Control, Global deployment and wide-area optimization of data synch are key Revolutionary shifts driven by the need to retain data for 20-100 years Sustained investment in optical and DNA storage to create an alternative to tape <u>below HDD tier</u> 						

Confluence of forces driving a memory-centric tier


	н	PC		rscale ver		prise ver	Enter Stor Conve	age,
Compute Tier								
Memory Tier		Memory and storage converge Accessing big data using I/O memory semantic Memory disaggregates across fabric Provision working memory for peak median usage Memory-centric addressing Bulk of processing happens near the CPU memory						
Archive Tier								



Query execution dominated by scan bandwidth




16-Sep-17 25



The Bandwidth Mismatch

Possible Placements of Compute Cores in iMemory




Conventional placement of compute cores
 Core integrated with controller
 Core integrated in die or package

16-Sep-17 27

Benefit

Challenges of Core Placement in SSDs

Exploiting memory bandwidth requires rethinking memory management



Cores near memory

How many cores?

Scan bandwidth	130 GB/s			
Average record size	1000 B			
Record scan bandwidth	130 M records/s			
Computation (Instr/Record)	10	100	1000	
Total processing power required (MIPS)	1300	13000	130000	
Processing power per core	800 MIPS (say)			
# of cores	1.6	16.2	162.5	

Another metric

MIPS/Scan bandwidth -> Processing power required per unit of available scan bandwidth For example, in the case above, the system requires 10, 100 or 1000 MIPS per GB/s

> Need low gate count, cache-less cores tuned for data-intensive workloads

> > 16-Sep-17

iMemory Architecture

Achieving 100GB/s processing rate

• Fast Read Path:


- Judicious core placements enable iMemory to exploit internal read bandwidth and provide order of magnitude processing bandwidth.
- -iMemory exposes cores, translations, and data placement via APIs to database optimizers.
- •Auto targeting and Just-In-Time (JIT) enabled data-layer optimizers
 - -Generated (not handwritten) code efficiently targets 10s-100s of DPU cores in iMemory.
 - –JIT compilation improves system efficiency with optimal targeting of iMemory.

•Application aware ECC to enable high throughput decoding

- ECC engine aware of logical and physical database schemata (record size, column count and sizes, row or column order).
- Decoder informed on a query-by-query basis about table fields used, projected or ignored.

Scan Bandwidth

The road to 32.5 GB/s per TB




Key Technology Enablers: Controller enhancement, Packaging, Die Enhancement

16-Sep-17

31

iMemory System Software Stack




16-Sep-17

32

Aligning with Industry and Academic Initiatives


Analytics Infrastructure Scaling Trends

If it does not scale, it will fail




Scaling Down an attractive alternative





- Makes sense for <u>lightweight</u> compute and moderate to high bandwidths
 - Key-Value Stores, for instance!
- Delivers best cost when <u>integrated</u> with semiconductor memories such as flash and perhaps SCM
- Integrated with SCM, it could give GPUs, FPGAs, and von Neumann configurations with big memory a run for the money
 - HANA and IMDBs, for instance
- REQUIRES
 - Investment in optimizers
 - Low power, low cost interconnects
 - Silicon integration of cores with memory


Anthropomorphic Workloads




DATA GRAVITY

Also applies to data versus data

• How we process ML training



- How we should process ML training



Optimizing Data Placement

A key optimization to develop 3-5 years out

Pressures to get to even lower power

- Long tail of extreme personalization + Privacy concerns/laws \Rightarrow Learning in the field
- Evolving world requires always (online) learning algorithms
- Pressures to get to even higher performance
 - Ad hoc queries against petabytes of data in real time (this talk)
 - Long standing queries (context aware computing)
 - HTAP (Ananlytics and context mediated transactions)
- Compilers and runtimes do not even recognize this as a problem yet
 - Yet, leaders in industry and academia believe this is one of the most important problems
- E.g. carefully placing matrices and vectors in such a way that dot products, matvecs, gemms, and tensor products can be computed w/o data movement
- Now, add memristive logic

THE ULTIMATE QUESTION BEFORE COMPUTER ARCHITECTS

Is this also the von Neumann vs non-von-Neumann question?

