




ASE GROUP



# SiP Technology Direction and Design Challenges


CP Hung, Ph.D.

VP of Corporate R&D  
ASE Inc.

21 Sep 2017

# Contents


- SEMI Industry Trend
- Industry SiP Interconnection Changes
- Technologies with Max & Min Trend
- Semi Eco-system Triggered Comprehensive SiPs



# Volume Paradigm Past & Future






**Accelerating Devices # > 10x**





# New IC Packaging DNA - TSV

2D Interconnection  
from Topside of Chip



Adding Backside  
Interconnection → 3D




# SiP Solutions for "Terminals" & "Cloud"




ASE GROUP

SiP I/O



# 2.5D / 3D IC to FO Packaging Technology



# Thank You

[www.aseglobal.com](http://www.aseglobal.com)

