Compositional Synthesis for Highlevel Design of System-Chips

A Personal Journey in HW-SW Co-Design

Rajesh K. Gupta University of California, San Diego INRIA Int<u>ernational Chair.</u>

MESL.UCSD.EDU

"Hardware" acceleration is no longer a choice, it is inevitable

- SOC is an inevitable destination for implementation in:
 - implanted, mobile, desktop, cloud, ...systems
 - >100X more efficient GOPS/W, \$\$/part



Image Processing



<u>Multimedia</u>



Machine Learning



Web Search



Big Data Analytics

2



Outline

Component composition beginnings
 Synthesizability in reducing cost of design

SOC architectural design for composition:

- a tiered accelerator fabric in reducing time to design
- designed to span the range from energy efficiency to flexibility
- Putting design & tools together for a new methodology
 - The Celerity chip.

"High-Level": A personal journey

- Life as circuit designer at Intel c. 1986 was 'simple'
 - Simulation tool reproduced hardware behavior faithfully
 - Circuits hooked together: modularity and abstraction
 - Designer design automation focused on methodological innovations (split runs, timing calculators, sanity checks)
 - Real simple handoff (of printed C-size sheets)
 - Local verifiability and updates through back annotations
- Then things changed
 - Design became data, and data exploded
 - Programming paradigm percolated down to RTL
 - Designers opened up to letting go of the clock boundary
- HDL = HLL + Concurrency+Timing+Reactivity+Structure
 HardwareC, Radha-Ratan, Scenic → SystemC, BALBOA

From HLL to HDL: Semantic Needs

{ Concurrency

model hardware parallelism, multiple clocks

Timing Determinism

provide a "predictable" simulation behavior

Reactive programming

 provide mechanism to model non-terminating interaction with other components, watching, waiting, exceptions




MID 1980'


EARL 1990

EARLY 2000's

Structural Abstraction

 provide a mechanism for building larger systems by composing smaller ones





SOC=CO-DESIGN

An Algorithm for Synthesis of System-Level Interface Circuits*


Ki-Seok Chung Rajesh K. Gupta C. L. Liu


Department of Computer Science University of Illinois at Urbana-Champaign Urbana, IL 61801


Abstract

We describe an algorithm for the synthesis and optimization of interface circuits for embedded system components such as microprocessors, memory ASIC, and network subsystems with fixed interfaces. The algorithm accepts the timing characteristics of two system components as input, and generates a combinational interface (glue logic) circuit. The algorithm consists of two parts. In the first part, we determine the direct pin-toThere are several ways to connect the two chips in Figure 1-(a). We show two different ways in Figure 1-(b) and 1-(c). The costs of the interface circuits, however, are different in the two cases. One way to quantify the cost is to examine the number of signal transitions as it is directly related to power consumption in current technology.

Also in Figure 1-(c), we can see that the AS^* signal is used to drive three input pins. Such sharing of output signal by as many input pins as possible typically results in area minimization in the interface circuit, reducing the number of










Figure 2: A timing diagram and an equivalent signal transition graph

Figure 5: Interfaces generated by SYNTERFACE for (a) MC6850 ACIA & MC68000 (b) INTEL 8085AH-2 & INTEL 8231 (c) INTEL 80186 & INTEL 82530.

Balboa: Structural Composition of IP Blocks

- Module as a top-level class
- Member functions:
 - model blocks
 - create compound blocks
 - connect component objects
 - set parameters
- A glorified schematic entry
 - > set design [new Module]
 - > set C0 [\$design Component]
 - > \$design connect C0 C1
 - > \$design attach_list
 - > \$design copy_interface
 - > \$design attach_behavior


> ...

Building a CCF

- Define compositional semantics across models of computation (MOCs)
 - enable easy system construction and its "formal" validation
 - "adequate", hierarchical and verifiable composition
 - Create "Virtual" System Architectures
- Can be done through
 - Polymorphic interfaces and mixed compiled and interpreted programming components
 - Incorporating capabilities in the design technology for reflection and introspection
- Use type system for correctness
 - Capture "behavioral types" and model checking obligations
- Primary obstacle to composability
 - Semantic gap between silicon IP and their software models

Compositional Semantic Gap

Hardware elements:



Software models:



sc_in<int>
sc_in<cData>
Port<char>
Protocol<event>
B2* b2_ptr;
Int write(int);

How to connect?

B2

Balboa CC: Key Technical Decisions

A layered development and runtime environment

- Functionality: describe & synthesize
- Structure: capture & simulate
- Use an interpreted language for
 - Architecture description
 - Component integration
- Use compiled models for
 - behavioral description, simulation

System designer Component Integration, CIL

Interface/BIDL

nterpretec




Split-Level

Language Layer: Compiled

Component Implementation in C++

- To execute the modeled behavior
- Can use object structure to replicate modeled structures
- Use modeling class library (in SystemC, C++) for
 - Concurrency
 - Bit-level data types
 - Model of time (variants, BFM, ISS etc.)
 - Model of structure
 - OS, Middleware services, abstractions
- Components are implemented by a component library designer, modeling *plus C++ programming*



Language Layers: CIL

- Script-like language based on Object Tcl
- Compose an architecture
 - Instantiate components
 - Connect components
 - Compose objects
 - Build test benches
- Introspection
 - Query its own structure
- Loose typing
 - Strings and numbers

Producer P Consumer C Queue Q

P query attributes ⇒queue_out C query attributes ⇒queue_in

P.queue_out query methods ⇒bind_to read

nterprete

Compiled

System designer

Component

Integration, CII

Split-Level Interface/BIDL

C++, SystemC

P.queue_out bind_to Q

. . .

Language Layers: BIDL

- Describe the component for usage with the CIL
- Exports the interface and internals details:
 - **Attributes**
 - **Methods**
 - **Relationships**
 - **Non-functional properties**
- Configure a Split-Level Interface (SLI)
 - A custom wrapper for manipulation of the C++ compiled object by the CIL
- Generate the Type System Extensions
 - For the CIL introspection and type inference
- (Defines the "meta-level" for reflection)

template<class T> class Producer { kind BEHAVIORAL; public:

Queue<T>* queue out; unsigned int packet count; void packet generator process(); };

Interpreted

ompiled

System designer Component

Integration, CIL


Split-Level

Interface/BIDI

C++, SystemC

```
INSTANCE (int)
       OF CLASS (Producer)
INSTANCE (BigPacket)
       OF CLASS (Producer)
INSTANCE (SmallPacket)
       OF CLASS (Producer)
```

Internal Component Architecture




Internal Component Architecture

Split-level interface

- Link between interpreted and compiled domain
- Abstracts and manage the underlying C++ object
- Implements heuristic for type inference
- Maintains type checking for correct by construction validation
- Implement the composition model, introspection & reflection

Type adapter bridge

- Provides a proxy to the internal C++ object
- Specific for each C++ type
- Generated by the BIDL
- Type system information
 - Specific to the C++ class, generated by the BIDL
- Interpreted variables and methods
 - The system architect can add interpreted parts to the component



Type System

- Compiled types are "weakened" in the CIL
 - Data types are abstracted from signal and ports
- Algorithm for data type inference
 - If a component is not typed in the CIL
 - The SLI delays the instantiation of the compiled internal object
 - Interpreted parts of the component are accessible
 - Verify if types are compatible when a relationship is set
 - If a compatible type is found, the SLI allocates the internal object and sets the relationship
 - If not, the link command is delayed until the types are solved

To understand this inferencing, let us look at typing...


Type System and Introspection


- Fundamental purpose
 - Static error checking in program composition
- But, it can also support various "type abstractions"
 - ML: assign types to functions and variable
 - Tcl/Perl:
- l: every variable is a string, convert to number if needed
 - C++: dispatch virtual methods

Type System and Introspection

Fundamental purpose

- Static error checking in program composition
- But, it can also support various "type abstractions"
 - ML: assign types to functions and variable
 - Tcl/Perl: every variable is a string, convert to number if needed
 - C++: dispatch virtual methods
- BALBOA Type system created with reification
 - Enables type inference
 - Enables checking of compositional correctness
- Automatic inspection of type composition through introspection
 - ⇒ Data type checks
 - Protocol match checks
 - Adapter synthesis







is polymorphic because its ports can have many type mappings:

ports(c1) : int	X int	X bool	X int	X bool
ports(c ₂) : bv8	X <i>bv8</i>	X bool	X <i>bv8</i>	X bool
ports(c ₃) : bv16	X bv16	X bool	X bv16	X bool

The dt_p mapping function has 3 choice in assigning the ports to compiled types!

Mapping can be viewed as an IP selection






Subtyping & Software Components


Substitutability (polymorphism):

If we replace A by B in the system, will correctness be maintained? (may be a different abstraction, language, required environment)



→Problem gets complex as the notion of substitutability is enhanced.


Subtyping Relations



- Lattice ordering for subtyping and conversion relation
 - Value subset semantics (range restriction)
 - Char \leq Int \leq Long \leq Num
- Goal: infer the most general type that will allow a program to be correct
 - Exact static match
 - Lossless run-time conversion

Type System in Balboa

- Semi-lattice type relationship:
 - NP-hard to find a match for a netlist
 - Set P of ports partitioned into k sets (component)
 - Set S of signals
 - For each component, with its port vector p, assign a row from the TAT table such that if there is a signal set is compatible.
 - (One-in-Three Mono 3SAT can be reduced to Type Inference)
 - Full type resolution is not guaranteed
- Solved as a constrained optimization problem
 - If a component is not typed in the CIL
 - The SLI delays the instantiation of the compiled internal object
 - Interpreted parts of the component are accessible
 - Verify if types are compatible when a relationship is set
 - If a compatible type is found, the SLI allocates the internal object and sets the relationship
 - If not, the link command is delayed until the types are solved



float	float	float	bool
int8	int8	int8	bool
int16	int16	int16	bool
int32	int32	int32	bool
int64	int64	int64	bool
bool	bool	bool	bool




2015: ENTER DARPA

"What can we do to reduce design time by 100 weeks?"




CERTUS: SPEEDING UP SOC DESIGN BY 5X







- Three functional groups: "Architecture", "Synthesis & Optimization", "SOC/ circuits".
- Each of these groups has direct interface to relevant external community (RISC V SIG, MOSIS, NGAS)





1: Start with an architectural template that provides for three key MOCs (MPU, GPU, FPGA)

General-purpose computations (OS, IO etc); exploit parallelism at coarse- and fine-grain and provide for custom accelerators.

2: Component Composition Framework (PyMTL)

Capability to rapidly compose and verify different languages (Python, SystemVerilog, System C) at different levels of abstraction (untimed, cycle approx., cycle accurate).

3: Regularizing High-level Synthesis (HLS)

Capability to take brand new application and produce accelerator in 12 weeks with rapid design exploration. ROCC interface and RSP programming model.

4: Backend Design and Verification Flow

Low-complexity, well-structured, rapidly portable, RTL-to-GDS plus analog and hierarchical flow.

Approach: Compartmentalized, fully scripted hierarchy flow for parallel iteration toward timing closure and verification.



5: Standard Template Library (STL) of IP Blocks

Capability: rapid development of traditional (non-HLS) architectural blocks using extremely heterogeneous composability through latency-insensitive interfaces, highly parameterized, standardized containers and components, representing all major HW design building blocks, large and small.

Support for regression testing that ensure that component changes do not break components with dependencies


6: Fully synthesizable PLL and LDO analog blocks

100% std cell design and APR; easy to port. Use time as analog values instead of RLC's or charge. Achieved industry competitive metrics.

Highly scalable and rapidly deployable/portable digital LDO architecture due to digital PD control. Uses minimal number of custom cells. 16nm tapeout outperforms all other digital LDOs *and* analog LDOs.




- A tiered parallel accelerator fabric that enables decomposition of tasks according to control, communications <u>and memory needs</u>
 - Control-plane Tier with Five RISC-V Lin image of Linux
 - Cores used for general purpose contrc
 - Data-plane Tier optimized for minimur
 - 496-core (31x16 RISC-V tiled) manycor
 - Acceleration-plane Tier that is connect
 - Dataplane can stream words to accele
 - BNN obviates need for dedicated SRAI programmable stream buffer




- Manycore deploys remote-store programming where the tiles can do word writes to other tiles' memory spaces thus enabling stream programming
 - Out performs MIT RAW and Tilera with far less buffer space and unlimited deadlock free channels between tiles (10X more dense than RAW)
- Adaptive and response dynamic power management through 2x5 manycore array that provides housekeeping DVFS functions.
- Deploys a tiered memory system as well that supports direct access and DMA




- TSMC 16nm FinFET, 25 mm², ~360 million transistors
- 511 RISC-V Cores
 - 5 Linux-capable 64-bit "Rocket Cores" generated from Chisel: 5-stage, in-order scalar processor, DP floating point, 16 KB 4-way each I-cache and D-cache, RG64G ISA, 0.97 mm² per core @625MHz
 - 496 core mesh tiled array "Manycore", distributed memory model, 4KB each instruction and data memory. RV32IM ISA, 80 Gbps duplex adjacent links, 0.024 mm² @1.05 GHz
 - 10 core mesh tiled array "Manycore" (low voltage)
- 1 Binarized Neural Network Accelerator, 0.356 mm²
 - 13.4 MB model size with 9 layers
- On-chip synthesizable PLLs and DC/DC LDO
- 3 Clock Domains
 - 400 MHz DDR IO
 - 625 MHz Rocket Core + BNN Accelerator
 - 1.05 GHz Manycore Array
- 672-pin flip-chip BGA package
- 9-month from PDK access to tapeout.








- XY-dimension network-on-chip (NOC)
- Unlimited deadlock-free communications
- Remote Store Programming Model
 - Word writes into other tile's data memory
 - Off-chip communication uses same network
 - MIMD programming
 - Fine grain parallelism through high-speed communication between tiles
- Token-queue architectural primitive
 - Reserves buffer space in remote core
 - Ensures buffer is filled before accessed
 - Tight producer-consumer synchronization
 - Streaming programming model supporting producer-consumer parallelism












Towards Highly Productive Hardware Specialization




<u>1 Cross-layer optimizations</u>

- 2 Regularization synthesis
- 3 Automated refinement checking

4 Agile compositional methods





DARPA

Innovation #1: Cross-Layer Synthesis Optimizations

- Uncover optimization opportunities by looking across abstraction layers
 - Address the interdependence between HLS and low-level synthesis
 - Intelligent sampling in queries to downstream tools


<u>HLS</u>

- Input is high-level CDFG containing cycles, user timing constraints, multibit values, and complex ops
- The actual hardware (control logic, etc.) has yet to be generated




RTL/logic synthesis

- Part of RTL2GDS flow
- Input is a low-level netlist with fixed register boundaries, single-bit values, and simple logic ops





- Regular structures can reduce the size of design task and optimize QOR
- Regularity can be in function (similarity of operations), structure (similarity of connections) or topological (similarity of placement). Degree of regularity.





- Specification =
 They have the s
- Visible instruct
- Two function can the same. Two returned values
- Split the progra
 - CF state exp instructions

The property checker takes as input a high-level model and through a repeated process of checking and correction produces a golden reference model.

The refinement or the equivalent checker takes as input a specification and a implementation and checks if the implementation preserves certain properties of the specification.



Sudipta Kundu Sorin Lerner Rajesh K. Gupta

High-Level Verification

Methods and Tools for Verification of System-Level Designs

hecking

instructions.


nts.

Springer

nd the arguments are lobals and the


low states

required for the visible ited theorem prover.





DARPA Innovation #4: Agile PyMTL/HLS Composition




Python Hare	dware Model	
<u>from pymtl import *</u>		
class Digitrec(VerilogMo	del):	
def init (s):		
<u>s.digit strm = InVal</u>	RdvBundle (Bits(49))	
<pre>s.out_strm = OutValR</pre>		
<pre>s.set ports({</pre>		
<u>ap clk': s.clk.</u>		
$\frac{ap_crk : s.crk}{ap rst': s.reset}$		
	• · · · · · · · · · · · · · · · · · · ·	
<u>'digit_strm_V_V': s.digit_strm.msg.</u> 'digit_strm_V_V_ap_vld': s.digit_strm.val.		
<u>digit_strm_v_v_ap_vid . s.digit_strm.val,</u> digit_strm_V_V_ap_ack': s.digit_strm.rdv,		
<u>out_strm_V_V_ap_atk . s.uigit_strm.ruy.</u>		
out_strm_v_v . s.out_strm.wsg, out_strm V V ap vld': s.out_strm.val.		
<u>out_strm_v_v_ap_viu . s.out_strm.var.</u> <u>out_strm_v_v_ap_viu . s.out_strm.var.</u>		
<u></u>		
<u>def line_trace(s):</u>		
<u>return "{} > {}".for</u>	<u>mat()</u>	
	o	
Simulation Line Trace	Simulation Waveform	
. 0002041060800 >	2838 ns 283	
<u>: 0003041060800 ></u> 78: # > 1		

0070 // 1
2078: # > 1
<u>2160: 000e1c1860f00 ></u>
<u>4155: # > 2</u>
4237: 0006081810c00 >
<u>6232: # > 5</u>
<u>6314: 0006123850e00 ></u>
<u>8309: . > 8</u>

2838 ns		283 <mark>9</mark> r	2839 ns		
0061C2C58E00		00E142448E00			
002041060800		004081020400			
0070E38F1E00		00C041870300			
00E0C3810E00		007040CD8E00			



"Object Oriented" Compositional Specification using PyMTL





- Extensive tracking of raw design effort data in person-hours at individual cells, blocks
- Goal: 5x reduction in design effort
 - bsg_comm_link reduction: 21.6X
 - Manycore2x10 reduction: 5.5x
- Goal: 30-week design time for a 10-person design team on a chip of logic blocks >200K gates, multiple mixed signal blocks, multiple SRAM blocks, 3rd party IP
 - Total project duration: 52 weeks from kickoff
 - Total engineering time spent: 12,892 hours or <u>322 person-weeks</u>
- Top-level chip verification time of DRC, LVS: ~1 week
- Goal: Design productivity target: 50K gates/engineer-day, 1.0 analog block/ engineer-week
 - 71K-377K gates/engineer-day, ~1 week for full PLL.
 - 0.71 person-week/day for Clock, 1.5 person-week/day for Power Supply



CERTUS Design Time

- Manycore 16x31 Array: 377K gates/engineer-day
- Rocket core: 71.5K gates/engineer-day
- BNN accelerator: 12.3 K/gates/engineer-day
 - (includes algorithm design, binarization reduces gate count but increases design time. A fixed-point CNN would be 30-50x larger and take less time)

Analog blocks: (Clock Generator: 2 blocks; SAR-LDO: 4 blocks)

- Design of the Clock Generator: 1.25 person-weeks; <1 person-week/block
- Prelayout of the Clock Generator: 2 person-weeks; 1 wk/block
- Postlayout verification of the clock generator: ~4 person-weeks; 2wk/block
- Design of DC/DC Power Supply block: 6 person-weeks; 1.5 person-week/block
- Prelayout verification of the power supply: 1.5 person weeks
- Post layout verification of the power supply: 9 person weeks.

	Manycore GeneratorManycore		Manycore	Coyote	BNN
Design Time			376,903	3 71,511	12,294
Prelayout Verification		5,621	703,553	9,355	3,659
Postlayout Verification		3,822	191,878	3 54,097	12,806

SUMMARY AND OUTLOOK

- Nearly Three Decades of Computer Architecture and EDA advances have settled on a few commonly accepted dictums
 - No need for language wars for High-level Design
 - Sophisticated typing and validation tools instead.
- No universally acceptable compute MOC
 - From Globally Shared Memory multi-threaded programming to NUMA models to direct hardware execution under explicit memory management
 - All three have a role in a realistic machine
- Focus on Reuse, Modularization and Automation to reduce design time.

Acknowledgements

BALBOA Team

 Jean-Pierre Talpin, INRIA, Sandeep Shukla, IIT Kanpur, Fred Doucet, Cadence

SystemC, SPARK, HLV Teams

 Sudipta Kundu, Synopsys, Ali Dasdan, Google, Sumit Gupta, IBM, Sorin Lerner, Nik Dutt, Alex Nicolau, Nick Saviou

CERTUS Team

 Tutu Ajayi, Khalid Al-Haway, Aporva Amarnath, Steve Dai, Scott Davidson, Paul Gao, Gai Liu, Atieh Lotfi, Julian Puscar, Anuj Rao, Austin Rovinski, Loai Salem, Shaolin Xie, Chun Zhao, Ritchie Zhao, Chris Batten, Ron Dreslinkski, Ian Galton, Patrick Mercier, Mani Srivastava, Michael Taylor, Zhiru Zhang.