

Power Aware Architecture Design for Multicore SoCs

EDPS Monterey

Patrick Sheridan Synopsys Virtual Prototyping

April 2015



Low Power SoC Design

- Multi-disciplinary system problem
- Must manage energy consumption from software through to silicon

Power Aware Architecture Design for Multicore SoCs

- -User Persona: Architect
- -Uses virtual prototyping to enable intelligent trade-offs between power and performance early in the design cycle





SoC Power Analysis

How does architecture affect energy consumption?



EDPS Monterey April 2015



Problems with Spreadsheets

Static calculations don't reflect multicore behavior



- Very large and complex
- Only average values for a complete use-case sequence
- Manual identification of worst-case scenarios
- Limited set of scenarios
- **No dynamic interaction** of system activity, architecture performance, and power management



Problems with Spreadsheets

Static calculations don't reflect multicore behavior



Under-design \rightarrow Performance issues

- •Fix by increasing the clock rate?
- •Schedule impact? (timing closure, verification issues)
- •Energy consumption? (power issues)

Over-design → Power, Cost issues
Fix with more expensive package?
Re-spin? Cancel project?



Power Aware Architecture Design for Multicore SoCs



Virtual Prototype and Power Model



EDPS Monterey April 2015



What-If Power Analysis



© 2015 Synopsys, Inc. 8

EDPS Monterey April 2015

SYNOPSYS'

IEEE Standardization

Goal: Interoperable IP Power Models

- Extend 1801 UPF for system level design
 - Dedicated System Level Power Modeling sub-group
 - -System and power architecture, EDA and IP representation
- Targeting IEEE 1801 "UPF 3.0" release in 2015
- Visit
 - -http://standards.ieee.org/develop/wg/UPF.html
 - -<u>http://www.p1801.org/</u>
 - -<u>http://semiengineering.com/system-level-power-modeling-activities-get-rolling/</u>

















Power Aware Architecture Design for Multicore SoCs



- Uses virtual prototyping to enable intelligent tradeoffs between power and performance early in the design cycle
- Non-intrusive overlay approach, leveraging existing IP power information
- Unified view of activity, performance, and power
- Aligned with emerging IEEE standards





Thank You



SYNOPSYS[®]

Silicon to Software"

© 2015 Synopsys, Inc. 12

