


Low Power SoC Design

- Multi-disciplinary system problem
- Must manage energy consumption from software through to silicon

Power Aware Architecture Design for Multicore SoCs

- User Persona: Architect
- Uses virtual prototyping to enable intelligent trade-offs between power and performance early in the design cycle




SoC Power Analysis

How does architecture affect energy consumption?

Architecture Decisions (examples)

- HW/SW partitioning
- Best cache size and organization?
- How to achieve low latency without starvation?
- How to avoid page misses?



Power Management Decisions (examples)

- Power domain per core or entire CPU?
- Run fast and stop or DVFS?
- Turn off when idle?
- Timeout for moving to low power states?

Problems with Spreadsheets

Static calculations don't reflect multicore behavior


Static Spreadsheets	
0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

- Very large and complex
- Only average values for a complete use-case sequence
- Manual identification of worst-case scenarios
- Limited set of scenarios




- **No dynamic interaction** of system activity, architecture performance, and power management

Risk of over- / under-design

Power Aware Architecture Design for Multicore SoCs



Virtual Prototype and Power Model




IEEE Standardization

Goal: Interoperable IP Power Models

- Extend 1801 UPF for system level design
 - Dedicated System Level Power Modeling sub-group
 - System and power architecture, EDA and IP representation
- Targeting IEEE 1801 “UPF 3.0” release in 2015
- Visit
 - <http://standards.ieee.org/develop/wg/UPF.html>
 - <http://www.p1801.org/>
 - <http://semiengineering.com/system-level-power-modeling-activities-get-rolling/>




Power Aware Architecture Design for Multicore SoCs



Quality Results
Months Sooner

- Uses virtual prototyping to enable intelligent trade-offs between power and performance early in the design cycle
- Non-intrusive overlay approach, leveraging existing IP power information
- Unified view of activity, performance, and power
- Aligned with emerging IEEE standards

Thank You



The logo graphic consists of several overlapping, curved bands that sweep from the top-left towards the bottom-right. The top-left bands are in shades of green and yellow, while the bottom-right bands are in shades of blue and cyan. The text is centered within the white space created by these bands.

SYNOPSYS[®]
Silicon to Software[™]