



Power: What's the problem?

Industry trends and solutions in low power design

Steve Carlson, Low Power Solutions
Systems Verification Group
April 2015

Agenda

- Industry Trends
- Power: what's the problem
- The problem: it's not just power
- Power challenges: is not the performance, it's the thermal
- Use case and scale challenge
- Cadence technologies
- Summary

Industry trends

Drivers of design change



Moore's Wall


Macro trend bifurcates miniaturization roadmaps

- Mature nodes evolved

- Lower and lower Vdd
- Re-design memories, analog IP, etc.
- Add LP cells for PSO, MSV, etc.
- Thermal/performance issues at near threshold Vdd values
- MEMs sensors, energy harvesting, RF


- Advanced node

- Very high volume drivers jump the hurdle
- Multi-patterning
- New materials/devices
- Power and thermal issues hamper architectural performance gains



Packaging innovation

Miniaturization innovation beyond Moore



- Foundries drive Si interposer and stacking technologies
- OSATs investing in fine geometry organic substrates
- PCB embedded die

Product designers: litany of new choices; customization flourishes

Cooling: remote to local, materials


Virtuous circle of reduction

Remote:
cool rooms




Local: cool
chips


Data center



Product




PCB/MCM/3DIC



10 year trend summary

Physics, architecture, manufacturing changed shape




- Frequency wall based on power limit
 - Single thread performance stall
- Performance gains through multi-core
 - Heterogeneous cores to optimize performance-energy
- Thermal wall based on parallel execution limits
 - "Dark silicon" becomes pervasive

- Complex orchestration of execution units to maximize performance and stay within thermal limits
- Simultaneous need to task energy efficiency
 - Battery life in mobile
 - Power/cooling cost in data center

Power: what's the problem?

Hot topic



Power verification: why the surprises

- **It's simple:**

- UPF/CPF provide specification
 - Switches, isolation, retention, modes, ...

- **It's complicated:**

- Which voltage level? 3 or more
- Which frequency? 3 or more
- Which corner? 12 to 100
- Which voltage domain? 100 or more
- Which use case? Billions of clock cycles

Complementary LP Verification Solutions

LPV App, Incisive LP Simulation & Conformal Low Power



Verification

- Basic LP assertions
- Power-aware debug
- LP XPROP analysis

Formal

- Comprehensive LP assertion support
- LP functional checks
- Power-aware SEC
- Provides LP-awareness for other apps (XPROP, FPV, CONN, CSR...)

- Elaborate power-aware design from RTL + UPF/CPF
- Models isolators, state retention
- Basic power-aware "lint"
- Static analysis of power format

Simulation/Emulation

- Static code analysis (lint) in PSO
 - Disable corruption of certain datatypes
 - Replay initial blocks at power-up
- Power aware sim
 - Find design and power sequence errors including incorrect isolation values, initialization problems, incomplete state retention, etc

- Power-aware gate-level verification
- Liberty support

LEC/LP

- Logical/physical netlist structural checks
- Level-shifter, power switch checks
- Cell mapping & library checks
- Power-aware LEC
- PG connection & layout checks
- Supports custom & MS macros


Synthesis/ Implementation

The problem:
it's not just power
Interrelated design criteria



Example: mobile processor SoC


Thermal issues diminish architectural performance potential




*Antutu Android benchmark (www.antutu.com)

Performance-Thermal-Power

Domain connections



Must balance performance & power to control heat



Performance is critical purchase criteria






Cranking up clock heats up device



Power ↔ Temperature

Mutual dependence ↔ nonlinear behavior





Power challenges

It's not the performance, it's the thermal



Thermal issues in modern SoCs

- Growing thermal issues
 - Technology scaling => higher power density
 - 3D stacking with TSV => greater thermal issues
- Temperature impacts
 - Power consumption
 - Peak performance
 - Ageing/reliability
 - Package costs
- MP SoC architectures
 - Dynamic applications, variable execution time
 - Power management solutions (DVFS), can even worsen thermal properties!
➔ *Thermal mitigation schemes must be proposed at design time*



Thermal mitigation landscape

From system to sign-off




Applications/OS/system

- Which applications are critical to product success? Desired user experience: speed, battery life, form factor, cost?




Architecture

- What computation elements needed to achieve performance/efficiency/cost?



Design

- How to link modules, create micro-architecture, drive mapping to process?



Implementation

- Which node, what library, what flow, which tools, ... ?

- Thermal-aware OS features
- Register re-mapping
- Thread migration
- Weighted task scheduling

- Processor choice(s), IP selection
- Hard-wired versus programmable
- Voltage/power domains
- Package/enclosure selection

- Micro-architecture optimization
- Power management
- Power optimization
- Clock gating

- Lower local layout density
- Spread hot units far apart
- Interconnect pitch control
- Power optimization

Use case & scale challenge




Use case challenge: huge dependency

Performance benchmarks vary 8-10X

Measured power for each processor running 61 benchmarks. Each point represents measured power for one benchmark. The "X"s are the reported TDP for each processor.

Finding: power is application dependent




Cao et al, CACM 2012

Early power visibility

Abstraction hinders and helps




- Abstraction of design hinders accuracy
- Abstraction of design helps processing more use cases



- Need for massive use case analysis
 - Power behavior debug
 - Determination of final use cases for detailed power and thermal analysis

- Need complete design detail
 - Power/IR drop analysis
 - Signoff across growing MMMC space




Cadence Technologies




High-level view of flow

Use case “funnel” drives flow




SoC power analysis requires “deep” cycles

At 100MHz for 10 seconds => 1 billion cycles






Power analysis: Emulation DPA (dynamic power analysis)

RTL & gate power w/ “deep cycles” capability




Characterize, virtualize

Case for hybrid model – many use cases are not CPU-dominated







The emulation/VSP hybrid solution

- Bring-up SW early, finish by Tapeout
 - Bring-up and test Linux and drivers days after first RTL drop
 - Bring-up and test Android weeks before tape-out
 - Complete Linux / Android-based SoC testing by tape out
- Accelerate SW-driven SoC verification
 - 100X faster boot
 - 4X Faster OGL tests
 - Full HW/SW debug




Data dependency: 10X difference per operation

Statistical distribution assumptions become important



The Solution: Automated use case generation

Software test generation




Power Analysis

RTL and gate power based on .lib models

Engine:


- Read design
- Quick synthesis
- Model process
- Activity prop
- Report gen
- Data export




- SDC compliant synthesis engine
- UPF/CPF support
- Simultaneous multi stimuli and frame based architecture for time-based power
- Average, time based, and incremental power
- Signoff calibrated power computation engine
- Calibrated clock tree and data buffer estimation
- Integration with emulation
- Powerful data mining including activity, power, timing, and area data

Power Analysis: Joules & Voltus progression

RTL and gate power based on .lib models



Chip-package-board thermal co-simulation




- Thermal computes Temperature map including chip, package and board
- Power computes temperature dependent power map of die
- Co-simulation until results converge

Summary

- **Power: is it a problem?**
 - Verification technologies and methodologies are deployed
 - Analysis needs to migrate forward and encompass more use cases
- **Power: it's not just about power**
 - Performance and thermal are intimately interrelated to power
 - Need to progress towards holistic P-T-P solution
- **Technologies**
 - Verification technologies applicable for performance/thermal/power
 - Full suite across fabrics for design and analysis
- **Power: No problem ! ☺**

Thank You



cā dence[®]