

# Session 2: Multi-Die Design Challenges and Applications

Herb Reiter

*eda2asic*

Brandon Wang

*Cadence*

Dusan Petranovic

*Mentor Graphics*

Rich Rice

*ASE*


EDPS 2015 in Monterey, CA, April 23

# The 3D IC EcoSystem Today and What's Next

Herb Reiter  
President, eda**2**asic


EDPS 2015 in Monterey, CA, April 23

- 1. Introductions**
- 2. Multi-Die Applications**
- 3. Die-Package CO-Design  
incl. Assembly Design Kit (ADK)**
- 4. Other EDA Challenges**
- 5. What's Next**
- 6. Summary**
- 7. Q & A**




# Multi-Die ICs Add To Today's Single Die Packaging Challenges


Power Integrity  
 Signal Integrity  
 Bumps Capacitance  
 Lead Inductance  
 IC Thermal Limits  
 ...  
 ...




...and  
 Thinner Die = Less Heat Flow  
 Heterogeneous Dice  
 Die to Die Interactions  
 KGD, Test Coverage  
 Electrical-Thermal Interactions  
 Thermo-Mechanical Forces  
 Thermal Limits of Dice, Substrate, Board & System  
 Unit COST, Reliability, ...



## PROVEN



Memory Card




PoP



SiP

<http://www.design-reuse.com/articles/exit/?id=14887&url=http%3A%2F%2Fwww.commsdesign.com%2Farticle%2FprintableArticle.jhtml%3FarticleID%3D196700054>

## NEW



2.5D IC

Source: YOLE

3D IC


## Monolithic IC "CoolCube"™

Inter-Tier vias

28nm node  
Size: 50x50nm<sup>2</sup>  
Pitch: 110nm  
Like a contact

Specific «Cold»  
CMOS Process  
CoolCube™

Regular «Hot»  
CMOS Process



Source: Olivier Billoint / CEA Leti, March 2015  
"CoolCube" is a Leti Trademark

Si2, IPC, GSA, IEEE, JEDEC, MEPTEC, SEMI,...

Engineering Standards & Business Models

Cadence, Mentor,  
Ansys, Atrenta,  
eSilicon, Open Silicon,  
Rambus, Invensas,  
Promex, ipdia, ...  
Industry Organizations,  
Design Consultants

System- and IC planning,  
-design and -verification

Hynix, Micron,  
Samsung, ... and  
Die-level as well as  
block-level IP providers



<http://www.apple.com/iphone-6/>

Wafer  
Manu-  
facturing

Global  
Foundries,  
Jazz, TSMC,  
UMC, ...

Wafer  
Thinning  
and  
Handling

AMAT, EVG,  
HHT, Suess,  
Tokyo Electron, ...

Assembly  
and Test

Amkor,  
ASE, SPIL,  
StatsChipPak, ...

New Materials

Advantest,  
Teradyne, ...

3M, DNP, Hitachi, Ibiden, IPDiA, Panasonic, Silex, ...





Opportunity doesn't always arrive gift wrapped.

Today's challenges are different. Talk to us and see how we can help you turn elusive potential into tangible performance.

• Consulting • Technology • Outsourcing


**accenture**  
High performance. Delivered.

<http://www.accenture.com/us-en/company/overview/advertising/Pages/index.aspx>



**Typical Access Latency  
in number of Cycles  
of a 4 GHz Processor  
(cycle time = 250 psec)**

Based on a presentation by  
IBM's Fellow S.S. Iyer at IEDM 2014  
Adapted from V. Srinivasa, M. Qureshi



## ❑ 2.5D-IC

- Dice side-by-side and connected to an interposer with TSVs
- No TSVs in dice needed
- TSVs on Interposer are 100 x 10 microns now
- Fast
- Low power
- Easy to cool every die
- Low NRE, little EDA
- Unit cost + interposer
- **Widely deployed now**

## ❑ 3D-IC

- Dice vertically stacked and interconnected in the assembly process
- All but top die w TSVs
- TSVs currently 50 x 5  $\mu$ , 40 x 2 in development
- Faster
- Lower power
- Difficult to cool center
- Higher NRE, more EDA
- Medium unit cost
- **In Memory Cubes now**

## ❑ Monolithic 3D

- Circuitry vertically stacked. Wafers run 2+ times through fab
- Vias connect circuitry
- Vias between layers of circuitry only tens of nm
- Fastest
- Lowest power
- Cooling needs are less
- Highest NRE, most EDA
- Lowest unit cost
- **V NAND is in Production**
- **In Development now**

3D Memory Cubes from Hynix, Micron, Samsung in many Applications, e.g.:

Market Segment or Application	Key Benefits	Key Challenge(s)	PUBLICLY ANNOUNCED Projects
Computing	Speed, Bandwidth	Power-Density	Intel & Micron: CPU
Networking	Bandwidth, Latency	Power-Density	<b>IBM &amp; SEMTECH: ADC &amp; DSP</b> TSMC & Huawei: NPU
Graphics	Bandwidth, Power Savings	Power-Density, Component Cost	Nvidia & Hynix & TSMC: GPU AMD & Hynix & .... : GPU
Wireless/Mobile	Bandwidth, Power, Size	Component Cost	<b>Samsung Tablet: Exynos 5 and DRAM stacked using Wide I/O 1</b>
Industrial/Auto	Heterogeneous - Integration	Too new... Reliability	.... & ...: Vision Systems
IoT Peripherals	Power, Size, Heterog. Integr.	Component Cost	.....: IoT Platform(s)
FPGAs	Gate Count, Power Savings	Design Complexity, Component Cost	<b>Xilinx &amp; TSMC &amp; SPIL: High-end FPGA Family</b>

## ❑ Monolithic Flash Memories' Unit Cost and Speed becoming compelling

**Samsung strikes SSD drive deal with Google** [http://www.koreatimes.co.kr/www/news/tech/2015/03/133\\_176227.html](http://www.koreatimes.co.kr/www/news/tech/2015/03/133_176227.html)

**New 3D NAND flash will triple capacity of SSDs, Intel and Micron**

<http://www.pcworld.com/article/2902246/new-3d-nand-flash-will-triple-capacity-of-ssds-intel-and-micron-say.html>

## ❑ JEDEC and HMCC standardize TSV-connected Memory Cubes' Interfaces

Detailed (100+ pages) datasheets of memory cubes - for free downloading - available at:

HMC [http://hybridmemorycube.org/files/SiteDownloads/HMC-30G\\_VSR\\_HMCC\\_Specification\\_Rev2.0\\_Public.pdf](http://hybridmemorycube.org/files/SiteDownloads/HMC-30G_VSR_HMCC_Specification_Rev2.0_Public.pdf)

HBM <http://www.jedec.org/standards-documents/docs/jesd235>

Wide I/O 2 <http://www.jedec.org/standards-documents/docs/jesd229-2>

## ❑ Interposer-based Designs


XILINX FPGA family: <https://ca.finance.yahoo.com/news/xilinx-delivers-industrys-first-4m-120000221.html>

Intel/Micron: [http://newsroom.intel.com/community/intel\\_newsroom/blog/2015/03/26/micron-and-intel-unveil-new-3d-nand-flash-memory](http://newsroom.intel.com/community/intel_newsroom/blog/2015/03/26/micron-and-intel-unveil-new-3d-nand-flash-memory)

IBM/SEMTECH: <http://www.semtech.com/Press-Releases/2010/semtech-and-ibm-join-forces-to-develop-high-performance-integrated-adcdsp-platform-using-3d-tsv-technology.html>

TSMC/Huawei: [http://www.extremetech.com/computing/190941-tsmc-announces-its-first-16nm-finfet-networking-chip-32-core-arm-cortex-a57#disqus\\_thread](http://www.extremetech.com/computing/190941-tsmc-announces-its-first-16nm-finfet-networking-chip-32-core-arm-cortex-a57#disqus_thread)

Nvidia/TSMC/Hynix: <http://www.digitaltrends.com/computing/what-is-nvidias-volta-gpu-what-will-it-do-for-pcs/#!WlqZO>



Data-flow, formats and responsibilities  
highly structured,  
True "Sign-off" technically feasible

Pathfinding, Design & Verify ICs  
Si2: TOOLS INTEROPERABILITY

Captive Packaging Expert(s) and  
OSAT Engineering Team cooperate  
to make die-pkg combo cost-effective

FRONT-END (Wafer-fab)  
Capabilities & Constraints

## Proven PDK

Process Design Kit

- Libraries
- Design Rules
- Spice Models
- Reference Flows
- Utilities
- ....



Data-flow, formats and responsibilities highly structured,  
True "Sign-off" technically feasible

Data-flow, formats and responsibilities not clearly structured,  
"Sign-off" NOT feasible today

Pathfinding, Design & Verify ICs  
Si2: TOOLS INTEROPERABILITY

Plan, Design & Verify Pkg

FRONT-END (Wafer-fab)  
Capabilities & Constraints

BACK-END (Assembly)  
Capabilities & Constraints

## Proven PDK

Process Design Kit

- Libraries
- Design Rules
- Spice Models
- Reference Flows
- Utilities
- ....

Heatsink Data

Ball/Pin Data

PCB Stack-up

Underfill Data

Package D

Substrate Stack-up

Data-flow, formats and responsibilities highly structured,  
True "Sign-off" technically feasible

Data-flow, formats and responsibilities not clearly structured,  
"Sign-off" NOT feasible today

Pathfinding, Design & Verify ICs  
Si2: TOOLS INTEROPERABILITY

Plan, Design & Verify Pkg  
Si2: MODELING & DATA FORMATS

FRONT-END (Wafer-fab)  
Capabilities & Constraints

BACK-END (Assembly)  
Capabilities & Constraints

## Proven PDK

Process Design Kit

- Libraries
- Design Rules
- Spice Models
- Reference Flows
- Utilities
- ....

## New ADK

Assembly Design Kit

Heatsink Data

Ball/Pin Data

PCB Stack-up

Underfill Data

Package D

Substrate Stack-up

XML Models

XML Models

Data-flow, formats and responsibilities highly structured, True "Sign-off" technically feasible

Data-flow, formats and responsibilities not clearly structured, "Sign-off" NOT feasible today

Pathfinding, Design & Verify ICs  
Si2: TOOLS INTEROPERABILITY

Plan, Design & Verify Pkg  
Si2: MODELING & DATA FORMATS

FRONT-END (Wafer-fab)  
Capabilities & Constraints

BACK-END (Assembly)  
Capabilities & Constraints

## Proven PDK

Process Design Kit

- Libraries
- Design Rules
- Spice Models
- Reference Flows
- Utilities
- ....

Universal  
Design Kit

U  
D  
K

## New ADK

Assembly Design Kit

Heatsink Data

Ball/Pin Data

Underfill Data

Package [


Substrate Stack-up

PCB Stack-up

New Working Group in Si2

XML Models

XML Models



- Modeling and Data Formats as EDA tools' inputs
  - Capabilities, material characteristics, fab flows,...
- Tools interoperability; user-friendly design flows
- PathFinding/partitioning IC- and system designs
- Much higher complexity (sub-) system designs
- Higher abstraction levels → die-level IP models
- Integrating multiple heterogeneous dice
- Electrical – Thermal – Mechanical interactions
- **Closer developer ↔ user cooperation**

2020s

2019

2018

2017


2016





2  
0  
1  
0  
S

- Production volumes will drive 2.5/3D **cost reductions**
- **Cost reductions** will further increase market demand
- Unit volume determines choice of technology, e.g.:



- Bigger library of die-level mega-functions for 2.5/3D-ICs
- IC designers develop these die-level IP building blocks
- System designers create systems with these blocks
- Rules & Standards as backbone for WW cooperation

- # 1: EDA and Manufacturing to reduce unit cost
- # 2: Business models to enable closer cooperation
- # 3: Interposer- & 3D-ICs aren't simple components, they are system building blocks

### **Semiconductors may follow the Automotive Industry**

- Use Modularity: Die-level IP blocks from subcontractors
- Build a strong EcoSystem with clear responsibilities



# THANK YOU !

## Q & A

[herb@eda2asic.com](mailto:herb@eda2asic.com)