



ORACLE[®]

Panel Session:

Tradeoffs in bulk planar FET, FD-SOI, and FinFET Design

IEEE Electronic Design Process Symposium, 4/23/2015

Tom Dillinger

Panelists

Kelvin Low, Samsung

Professor Boris Murmann, Stanford University

Marco Brambilla, Synapse Design Automation

Jamie Schaeffer, GLOBALFOUNDRIES

Organizer: Dan Nenni, semiwiki.com

Outline

1) Introduction

- terminology
- device cross-sections, device parasitics
- process options: triple-wells, V_t 's, Lg bias, analog components

2) Device modeling

- compact models
- sources of variation
- parasitic extraction and reduction

3) Design of library cells

4) Methods for power/performance optimization

- path-level and block-level optimizations
- body-biasing, Lg bias
- dynamic methods – e.g., DVFS

Focus will be on design tradeoffs

tradeoff *noun*

Definition:

a balancing of factors all of which are not attainable at the same time

Each process option has advantages and disadvantages that must be evaluated against design objectives – i.e., power, performance, area (PPA), and ultimately, cost.

(NOTE: Circuit reliability – both aging effects and the susceptibility to external upset events – is also a key factor. These won't be discussed in detail in these slides.)

Introduction

Terminology

Process lithography “nodes”:

- 45/40nm, 32/28nm, 22/20nm, 16/14nm, 10nm, 7nm

Device options to be reviewed:

1) bulk planar FET

2) Fully-Depleted Silicon-on-Insulator (FD-SOI) FET
- aka, “Ultra-Thin Body SOI” (UTBSOI)

3) FinFET


- bulk or SOI substrate
- aka, “Tri-gate FET” (nomenclature used by Intel)

(NOTE: All commercial FinFET processes are currently using a single gate covering the fin sides and top, rather than an independent dual-gate input.)

Device cross sections

Bulk planar FET

- well implants
 - “twin” wells for nFET/pFET devices, “triple” well for nFET isolation
- implant to provide “halo” for short-channel punch-through control
- implants to offer device V_t options (e.g., HVT, SVT, LVT, ULVT)
- implant to provide the lightly-doped channel extension (LDD)
- NOTE: There are add'l. implants for I/O (high-voltage) devices.




Device cross sections

Fully-depleted Silicon-on-Insulator (FD-SOI)

- thin Silicon epitaxial layer over a dielectric (“ultra-thin body”)
 - device body is “depleted” of free carriers at $|V_{gs}| = 0$
- Selective Epitaxial Growth for S/D contact areas
- V_t options:
 - gate workfunction potential, “ground plane” or well implant below body
- “hybrid” process used to implement bulk components, body contact

- Channel extension implant required, but no “halo” implant




Device cross sections


Fully-depleted Silicon-on-Insulator (FD-SOI) – body voltage bias

- Vt options:
 - Depending upon the target utilization of reverse and forward back-bias, alternative Vt's are also provided by a “flip well” implant (and contact):

- **Conventional Well (CW) - RBB**



- **Flip Well (FW) - FBB**



Device cross sections

Fully-depleted Silicon-on-Insulator (FD-SOI) – substrates

- The prevalent method for FD-SOI substrate manufacture uses the “SmartCut” process, licensed by SOITEC to wafer suppliers.

For the 28nm node, the uniformity of the thin Silicon layer is $\pm 5\text{\AA}$ over the 300mm wafer, equivalent to 0.2” between Chicago and San Francisco.





<http://www.soitec.com/en/products-and-services/microelectronics/fd-2d/>

Device cross sections

FinFET

- a vertical silicon “fin” is fabricated for the device channel, with a surrounding thin (HK) dielectric and (metal) gate input
- fins can be fabricated on either bulk silicon wafers or SOI
- similar to FD-SOI, the FinFET channel region is fully depleted




Device cross sections

FinFET – continued

- the profile of initial 22nm FinFET's in production is relatively “tapered”, with rounding at the fin top
- to better enable device scaling, increasing R&D efforts are being applied to fabricate a more rectangular fin profile

Transistor Fin Improvement



22 nm 1st Generation
Tri-gate Transistor




14 nm 2nd Generation
Tri-gate Transistor

Device parasitics

The general FET circuit simulation model consists of:


- a voltage-dependent current source
- parasitic resistance,
- and (voltage-dependent) capacitance elements
- Each element is a function of the (electrical) W/L of the device,.
- For the planar FET, the S/D node-to-bulk elements are represented by diode junctions.



Device parasitics – FD-SOI


The parasitics of the FD-SOI device differ from the planar FET:

- The channel and S/D junction diode-to-substrate elements are reduced to a capacitance (with the buried oxide dielectric thickness) → no junction leakage is present.
- R_d and R_s are increased, due to the thin Si layer.
 - Selective epitaxy growth reduces the R_d and R_s “spreading” resistance to the device contact.



Device parasitics – FinFET

Each individual FinFET has numerous parasitic capacitances, due to the topography of the gate traversing over the fin:





3 fins in parallel with common gate input – top and cross-section views, showing parasitic gate input sidewall capacitance and gate-to-substrate capacitance

The very high effective drive current per sq. um of the FinFET is mitigated somewhat by the higher C_{in} parasitics.


Device parasitics – FinFET (continued)

For uniformity of SEG for the FinFET source/drain, dummy devices are added at the end of the fins → additional parasitics.



Device parasitics – FinFET (continued)

The SEG for the the FinFET source/drain results in complex gate-to-fin sidewall geometry, for C_{gs}/C_{gd} parasitic extraction.



C_{gs}/C_{gd} – another sidewall view

Process Options

Vt's


- Multiple Vt's are typically available, characterized by the "Ioff vs. Ion" (log-linear) curve for a typical device

Stdcell libraries offer Vt variants for logic functions, for power/perf optimization.

For layout efficiency, all N or P devices in a logic gate usually have the same Vt.

Typically, these cells use the same footprint, for post-physical design swaps.

Transistor Performance vs. Leakage




22 nm SoC technology offers a wide range of transistors

Process Options

Gate length

- Circuit designers typically have some latitude in selecting the device gate length, as another option for power/perf optimization.
 - NOTE: that range is MUCH reduced in DSM processes




- Digital cells may offer some L_g variants in the released library
 - Requires add'l. characterization (w/ layout-dependent effects)
 - V_t variants are a more common library design approach

Process Options

Lg bias approach


- Another common post-PD optimization is to override the as-drawn gate length with a small Lg “bias” – e.g., ~2-4nm Lg addition
 - The gate pitch in the cells is selected to accommodate bias
 - Small change in circuit performance, big change in leakage
 - No need to re-characterize cells (e.g., minor Cg increase)
 - Applied only to select, non-critical devices to reduce leakage
 - Positive timing slack on the gate input
 - Mask overlay shape added to GDS-II, can be easily removed
 - Multiple, adjacent gate lengths need to be “litho-friendly”



Process Options

“Triple-well” (independent p-well) devices

- An add'l. p-well implant (planar or FinFET device) is introduced, that allows for electrical isolation of the nMOS substrate potential.
- Used for highly-sensitive analog circuits, to isolate the “noisy” digital substrate from the analog device body.



- Other options include adding “guard rings” around sensitive layouts for improved isolation.


Process Options

Analog components

- Processes differ greatly on how various analog structures are implemented – diodes, BJT's, varactors, precision + well resistors.
- Need to review your analog component specs. with the foundry

Example

- FD-SOI utilizes a “hybrid bulk” region for some analog structures. (similar to the the BOX opening to the bulk for back-side contact)



Device Type	UTBB FD-SOI	BULK
Logic	2Vt / PB0-16nm	
SRAM	✓	
Capacitor		✓ (EG)
Varactor	✓ (SG,EG)	
Drift MOS (OTP)		✓
Digital I/O	✓	
Power Switch P	✓	
Resistors	✓ (Poly)	✓ (Active)
Diodes (antenna)		✓
ESD Devices	✓ (FET)	✓ (FET, diode, SCR)
Vertical Bipolar		✓

From:
“Seamless design migration to FD-SOI”,
L. LePailleur, STMicro



Device modeling

Device modeling

- All device types require the development of a “compact model”, that can be efficiently used in a circuit network simulation tool.
- The qualification of compact models for the EDA industry is led by the Compact Model Coalition, a group within Si2.

https://www.si2.org/cmc_index.php



- Models have been qualified for planar, SOI, and FinFET devices.


Device modeling

- Although multiple MOSFET models have been adopted, the prevalent formats are:



- BSIM
- BSIM-SOI (Partially Depleted)
- BSIM-CMG (FinFET), and
- BSIM-IMG (FD-SOI)

BSIM-IMG

UTBSOI
BG-ETSOI



BSIM-CMG



FinFETs on Bulk and SOI Substrates

http://www-device.eecs.berkeley.edu/bsim/?page=BSIMCMG_FAQ

Device modeling

Foundries may add to the Compact Model, providing a software interface layer that provides additional features, and expands to the underlying model parameters.

- Device layout dependent effects
(NOTE: There are no LDE parameters currently incorporated into the CMC BSIM-CMG or BSIM-IMG models, only BSIM and BSIM-SOI.)
- Statistical model variation
- Device aging model drift (e.g., NBTI, PBTI)
- The CMC is working on “standardizing” the software interface layer above the models, as well:

Next, CMC also supports standardization of various application programming interfaces (API) supporting designers who need access to model parameters during simulation. For example, TMI2 is a CMC-standard API that currently supports the BSIM3 model. Additionally, efforts are underway to develop a standard reliability interface for designers who need to vary parameters in support of reliability analysis. *Si2-CMC Member Report 2014*


Device modeling

One specific note about FinFET BSIM-CMG models...

$NFIN_total = NFIN * NFINGERS$ (NFIN = # of fins/finger)

$$I_{ds} = IDS0MULT \cdot \mu_0(T) \cdot C_{ox} \cdot \frac{W_{eff}}{L_{eff}} \cdot i_{ds0} \cdot \frac{M_{oc}}{D_{vsat} \cdot D_r \cdot D_{mob}} \times NFIN_{total} \quad (3.280)$$


- The unique layout-dependent effects for edge fins must be handled in the model interface software layer.
- The “distributed” gate input RC parasitic model is approximated, using the NFIN multiplier. Inaccuracy is controlled by a low “max number of fins/finger”.



Device modeling

One other quick note about FinFET BSIM-CMG models...

- Work is ongoing at UC-B to develop a BSIM-CMG model that better fits the behavior of non-rectangular fin profiles:




And, the BSIM team is anticipating needing to model a wider variety of (high mobility) fin semiconductor materials – e.g., SiGe, Ge, InGaAs.

Device modeling


Sources of variation

- Most of the sources of variation impact the device V_t
- The Pelgrom parameter (“ A_{vt} ”) remains the standard for comparing the threshold voltage variation between processes:



Basic Pelgrom plot (w/ 2 different t_{ox} values)

M.J.M. Pelgrom, et al., JSSC, Vol. 24, No. 5, October, 1989.



Reported A_{vt} values for various bulk and FDSOI processes

<http://electroi.com/blog/2010/11/planar-fully-depleted-soi-the-technological/>

Device modeling

Parasitic extraction

The key questions:

“What parasitic C_{gs} , C_{gd} , C_{gx} , R_s , R_d , and R_g elements are incorporated into the device model (and model API)?”

“What elements are to be annotated to the device netlist by layout parasitic extraction (SPEF parasitic file)?”



“What parasitic reduction is done for multiple device fingers for the same logical gate input?”

“What parasitic reduction is done for multiple fins in a finger?”

Device modeling

Parasitic extraction


- Recent process nodes have added Local Interconnect to active and gate nodes prior to Metal_1 contacts (aka “MEOL”).
- These materials require additional focus on extraction qualification for elements Cgs and Cgd (especially for FinFET’s).



cross-section showing M0 MEOL local interconnect

Parasitic reduction

- To annotate the extracted model, it is necessary to “reduce” the parasitic elements to the corresponding device netlist.



- Individual FinFET extracted capacitances (C_{gs} , C_{gd} , C_{gx} , C_{sx} , C_{dx}), resistances (R_s and R_d), and “ R_{gate} ” need to be suitably reduced to annotate to the netlist model derived from schematics.




Design of library cells

Library cells – general

Lots of design tradeoffs when developing standard cell libraries...

- logic offerings (esp., max # of logical inputs on complex gates)
- flop and latch offerings (also, multi-port register file options)
- clk drivers (requiring balanced RDLY/FDLY)
- drive strength range for each offering (e.g., NAND2_1X to _8X)
- standard cell template height (in the # of M1 wiring tracks)
 - power rail + grid design to the cell rows
 - cell abutment options
 - (e.g., shared wells and rail contacts)
- Vt offerings, for power/performance opt.
 - (HVT, SVT, LVT, ULVT)
- DFT architecture
- compatibility with decap cell design + insertion



Library cells – general

Similar considerations are required for the I/O cell library...


- drive strength + output impedance matching
 - support for differential signaling
- cell template (with consideration for the bump pitch)
 - power rail design
 - cell abutment options
 - both horizontal and vertical perimeter I/O's, internal I/O's?
- external supply voltage compatibility (e.g., 2.5V, 1.8V, 1.5V)
- DFT architecture (e.g., JTAG)
- ESD robustness

Library cells for planar, FD-SOI, and FinFET processes

- Cell abutment requirements
 - shared power supply rails/contacts
 - shared well regions
 - especially important consideration for FD-SOI, if different wells are used for V_t selection and/or unique body bias
- Poly gate litho uniformity (for advanced nodes)
 - ensuring “dummy” poly gates at cell edges
 - requires library design and insertion algorithm for “fill cells” (inactive) between placed stdcells

Library cells for planar, FD-SOI, and FinFET processes

- Body effect on circuit performance
 - FinFET technologies have a weak “body effect”: $V_t = f(V_{sx})$
 - body effect has a negative performance impact for high fan-in logic gates (stacked FET's):




- FinFET libraries leverage higher $I_{on}/\mu m^{**2}$, weak body effect
 - higher fan-in logic may be offered, higher gates/ mm^{**2}



Methods for power/performance optimization

Path-level and block-level power optimizations


- Applicable to planar, FD-SOI, and FinFET's
 - “downsizing” cell V_t 's to reduce leakage (during or post-PD)
 - gate length bias (during or post-PD path optimization)
 - limited range in 1xnm processes, for litho uniformity
 - clock gating (with sequential logic depth)
 - “sleep FET” power rail interruption (a block-level optimization)



- Applicability limited to specific processes
 - body “negative back bias” (a block-level optimization)
 - limited range for planar devices, wider range for FD-SOI
 - not effective for FinFET's

Dynamic methods for performance/power optimization

- Applicable to planar, FD-SOI, and FinFET's
 - Dynamic Voltage and Frequency Scaling (DVFS)
 - assuming the clock need not be periodic, clock pulses can be suppressed to reduce the “effective” frequency




- Adaptive Voltage Scaling (AVS)
 - additional on-chip performance and/or thermal sensing circuitry provides feedback to voltage regulator(s)
- Adaptive Body Bias for threshold scaling – best suited for FD-SOI

Summary

Summary

- Bulk planar, FD-SOI, and FinFET process options offer a diverse set of device tradeoffs, in terms of:
 - I_{on} vs. I_{off} characteristics
 - V_t and gate length bias alternatives
 - device modeling and parasitic extraction requirements
 - sources of device variation
 - circuit design (cell library) logic offerings
 - implementation of analog structures
 - power/performance optimization options
 - esp., back bias (“body effect”) device threshold control
- It is crucial to assess these tradeoffs as they apply to your design requirements, to select the optimal process.


BACKUP SLIDES



- Shallow Trench Isolation
- Ground-Plane Implant
- HfZrO₂/TiN/poly-Si gate stack formation
- Offset Spacer Formation
- Selective Si Epitaxy
- LDD Implantation
- D-shaped Spacer Formation
- S/D Implantation + RTA
- Silicidation (NiPtSi)

TEM cross-sectional view of UTBB FD-SOI MOSFET and its key fabrication flow

Excellent short channel effect control → shorter channel length → more gate bias
 Flexible body-bias: FBB for performance, RBB for leakage




Two knobs to control perf/leakage

- Gate CD-biasing (Physical)
- Body-biasing (Electrical)

Ioff versus Ion curve for FD-SOI, including: Vt selection, gate length bias (PB), and body voltage bias (Fbb, Rbb)

FinFET's – reducing R_s and R_d through SEG

- Additional processing steps are taken to reduce the resistance of the source/drain regions (R_s , R_d).
- Selective Epitaxial Growth adds silicon volume, after the FinFET gate is formed – a “raised” source/drain.
- gate spacer defines SEG volume
- reduces R_{s_total} and R_{d_total} :
($R_{overlap} + R_{ext} + R_{spreading}$)
- different SEG for nFET's & pFET's
(SiGe for pFET's for mobility enh.)
- **higher C_{gs} and C_{gd}**




Wade Xiong, “FinFET’s and Other Multi-Gate Transistors”, J.P. Colinge (Ed.), Springer, 2008.

ORACLE

Dummy devices for process uniformity

- The ends of the fins include a “dummy” gate, which is also part of the parasitic FinFET model (cross-sectional view):




http://www.chip-architect.com/news/2012_04_19_Ivy_Bridges_GPU_2-25_times_Sandys.html

Parasitic FinFET extraction – ITF

ITF format to support FinFET's

```
MULTIGATE fin1 {  
  FIN_SPACING = <space of fin>  
  FIN_WIDTH = <width of fin>  
  FIN_LENGTH = <length of fin>  
  FIN_THICKNESS = <thickness of fin>  
  GATE_OXIDE_TOP_T=<gate oxide top thickness>  
  GATE_OXIDE_SIDE_T=<gate oxide side thickness> (optional)  
  GATE_OXIDE_ER=<gate oxide permittivity>  
  GATE_POLY_TOP_T=<poly top thickness>  
  GATE_POLY_SIDE_T=<poly side thickness> (optional)  
  CHANNEL_ER = <CHANNEL ER>  
  GATE_DIFFUSION_LAYER_PAIR {(PGATE PDIFF)(NGATE NDIFF)} }
```



Note that this enhanced ITF format assumes an ideal rectangular fin profile.