

Best Practices of SoC Design

Electronic Design Process Symposium 2014

Kurt Shuler

Vice President Marketing, Arteris kurt.shuler@arteris.com

Arteris Snapshot

Founded in 2003; headquarters in Silicon Valley

Awards





Timeline of Key Events*



*Timeline graphic courtesy of World Economic Forum



Active Customers

+9 Unannounced Customers





IP is key to SoC assembly success





Accelerate TTM by 9 to 12 months





Best Practices

Lessons learned from the most successful SoC companies

- 1. Internally-develop only your most important IP
- 2. Create a corporate "IP library"
- 3. Develop <u>corporate</u> design and verification methodologies
- 4. Use a <u>platform</u> and derivatives approach



1. Internally-develop <u>only</u> your most important IP Benchmark yourself

Cost-benefit analysis

Opportunity cost

Politics

Ego

DISCIPLINE

2. Create a corporate "IP library"

Document & categorize

Know your rights

Documentation & Training

T

Accessibility

Software

Searchable

Best practices

Copyright © 2014 Arteris

3. Develop corporate design and verification methodologies



Global (vs. local) learning & optimization

Optimal tool and IP usage

Encourages more IP reuse

4. Use a platform and derivatives approach



Flexibility to target more markets at reduced cost Speed to respond to threats and opportunities More IP reuse to reduce cost

Semi vendors aren't the only one who make chips!



Cash on Hand

Systems Houses, Semiconductor and Design IP Vendors, Billions (\$B)



Copyright © 2014 Arteris

Efficient SoC assembly & IP reuse must become core skills for all semi vendors

 SoC assembly is more critical to success than creating custom IPs

 Best practices can enable semi vendors to make more and better chips, more efficiently

 Semi customers are becoming competitors as chip design "democratizes"





Thank YOU