

Top Semiconductor Design Flow Challenges System Level Integration

Frank Schirrmeister EDPS Monterey April 17th 2014

cādence[®]

What's in a System?



cādence[®]

Just how complex and expensive will it get? Cost of Developing New Products



cādence°

Just how complex and expensive will it get? Growth of # of SIP Blocks per Design



cādence[°]

Integrating at the System & Software Level



cādence°

Software Based Testing and Benchmarking



6 © 2014 Cadence Design Systems, Inc. All rights reserved.

cādence°

Example System Integration Scenarios Hardware Interfaces & Virtualization are complementary



7 © 2014 Cadence Design Systems, Inc. All rights reserved.

cadence

Example System Integration Scenarios Hardware Interfaces & Virtualization are complementary

Hardware Interfaces

1. Validate HW/SW system interactively with live traffic including long

cādence

sequences with multiple ports and increased bandwidth 2. Interface to testers & target systems for system level validation

Performance





System & Chip Design in 2017

- More complex designs
 - more at <90nm
 - overall less starts
- An average of 180 IP Blocks
- More than 80% re-use
- More than 60% of effort in software
- Multi-core
- Complex interconnect with cache coherency
- Software distributed across cores
- Low power issues
- Application specific issues
- High analog mixed signal content
- Hardware and virtualized system representations





cādence®