

## Combining TLM & RTL Techniques: A Silver Bullet for Pre-Silicon HW/SW Integration

Frank Schirrmeister EDPS Monterey April 17<sup>th</sup> 2014

## Hardware/Software Systems



## A project schedule, reconstructed





## **Market Dynamics**

#### cādence<sup>4</sup>

4 © 2014 Cadence Design Systems, Inc. All rights reserved.

## Where do HW and SW meet, actually?



#### 5 © 2014 Cadence Design Systems, Inc. All rights reserved.

#### cādence°

## Why is EDA so excited?



Source: http://bitsandpieces1.blogspot.in/



## Why is EDA so excited?

### Source: research2guidance



## Who is doing what in a Changing World?



#### cādence°

## Who Develops What? New Industry Dynamics!



cādence°



## **Development Engines**

### **c ā d e n c e**<sup>10</sup>

10 © 2014 Cadence Design Systems, Inc. All rights reserved.

### There is no "One Size Fits All" Verification and Software platforms need to interoperate



© 2014 Cadence Design Systems, Inc. All rights reserved.

11

2013 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners and are not affiliated with Cadence.

cādence

## Timing is Critical for HW/SW Development



## Timing is Critical for Modeling for Software



#### c <mark>a</mark> d e n c e°

## **User Tasks and Requirements**

Applications (Basic to Angry Birds)				S	oftware Inte	aration	
Middleware (Graphics, Audio)	System Modeli Time of Availabilit				and QA Speed, SW [	A Debug	
OS and Drivers (Linux, Android)		System Modeling & Trade Offs	н	W-SW Valid	dation:		
Bare-metal SW			SoC with Bare-Metal Software and OS SW Debug, HW Debug, Speed, Turnaround Time SoC and Sub-System Verification HW Debug, Turnaround			System and Silicon	
SoC in System	ng & Tra r, Speed,					Speed	
System on Chip	ade Offs Accurac				ate Leve Powe		
Sub-System	Y	IP Selection a	and	, opeeu	el & Tim r Signo		
IP		Design Verifica HW Debug, Turnarou	ation und Time		ing & ff		
	Spec	RTL-Design and IP I	ntegration and Ver	rification			
		IP Qualification	on	Netlist to G	DSII	Fab	Post Si

## **RTL Simulation**

Applications (Basic to Angry Birds)	IP and Sub-system Verification, Gate-Level Engine for Performance Analysis			Fast Turna Hardwa	round Time, re Debug	
Middleware (Graphics, Audio)				and Q Speed, SW	Metric Verif	-Driven ication
OS and Drivers (Linux, Android)	System ime of Av	Early Software Development Time of Availability,, Speed, SW Debug	HW-SW V	alidation:	Debug VIP	
Bare-metal SW	Modelin vailability		SoC with Bare-Metal Software & OS SW Debug, HW Debug,		System & Silicon Validation	
SoC in System	g & Tra , Speed		Speed, Turna	around Time ດ		Speed
System on Chip	de Offs Accuracy		Verification Gate-			
Sub-System		Metric-Drive				
IP		and VIP				
	Spec	RTL-Design & IP In	tegration & Verification			
		IP Qualification	n Netlist t	o GDSII	Fab	Post Si

### cāden đē°

## **Virtual Prototyping**

Applications (Basic to Angry Birds)	P	re RTL SW Developn	Early, SW Debug and HW/SW Debug			
Middleware (Graphics, Audio)		•		and Q Speed, SW	RTL Integration	
OS and Drivers (Linux, Android)	System ime of Av	E rly Software	HW-SW V	alidation:	Integrated SW Debug	
Bare-metal SW	Modelir /ailability	I evelopment Tircoof Availability,, Speed, SW Debug	SoC with Bare-Metal Software & OS SW Debug, HW Debug,		System & Silicon Validation	
SoC in System	Virtua	al Prototyping	Speed, Turnaround Time		Speed	
System on Chip			SoC & Sub-System Verification	Gate- Level		
Sub-System		Metric-Driv	en Verification	Sim		
IP		and VIP				
	Spec	RTL-Design and IP Ir	ntegration and Verification	1		
		IP Qualificatio	on Netlist t	o GDSII	Fab Post Si	

### cāden đê°

## **Acceleration and Emulation**



### cādenćē°

## **FPGA-Based Prototyping**



### cāden ĉê°

## Software Development on the Actual Chip



## **HW/SW Development Care Abouts**





## Integration of Development Engines





### The Challenge of Bug Re-Production Consistent HW/SW Verification Environment



## Software Based Testing and Benchmarking



#### 23 © 2014 Cadence Design Systems, Inc. All rights reserved.

#### cādence°

## Broadcom Example 1/3

#### **EMBEDDEDTEST-BENCHON PALLADIUM**

#### Fully Synthesizable Test Bench

- Bus Functional Models (BFMs) for standard interfaces such as SPI, I<sup>2</sup>S, SIM, SDIO, and I<sup>2</sup>C
- Firmware-controlled peripheral models capable of behaving like the actual device (PID, VID, transfer size, and buffer size) for camera, LCD, SIM, etc.
- Capable of injecting errors and faults
- Validates data received
- Virtual Display, Touch, and Keypad on the Console
- Test Software and ETB Code Coordinate Tests
- Can Be Used for Device Driver Development



© 2013 Broadcom Corporation. All rights reserved.

#### cādence<sup>®</sup>

BROADCON

## Broadcom Example 2/3

#### ADVANTAGES OF USE OF EMBEDDED TEST-BENCHON PALLADIUM



#### Full Visibility of Internal Design for Debugging

Use <u>SimVision</u><sup>®</sup> to visualize

#### Validate and Verify SoC Design and Performance

- Software tests are designed to verify SoC on Palladium during simulation, and then tested in silicon
  - Minimize platform-specific code
  - Built-in infrastructure to take advantage of Palladium-specific support while keeping mobility across simulation, emulation, and silicon test platforms
- Tests are not as short as they could be for Palladium, but are portable

#### Debugging

- Aids debugging by having identical order of events simplifying Palladium replay
- Almost real-time tests when running on Palladium

#### Very Powerful Pre-Silicon Verification Tool

- Critical issues uncovered and resolved before tape-out
- Numbers are respectable

© 2013 Broadcom Corporation. All rights reserved.

#### cādence<sup>®</sup>

20

## Broadcom Example 3/3

#### ADVANTAGES OF USE OF EMBEDDED TEST-BENCHON PALLADIUM

BROADCOM.

#### Connectivity at I/O Pad Level

Including pin-mux programming

#### Reconfigurable

Peripheral arrangement and quantities

#### Firmware Controllable Peripheral Devices

- Embedded models can be used to represent the real device (as the firmware allows)
- Possibility of error injection
- Reusable C-based tests, including stress and negative test scenarios

#### Performance Measurement

- Complicated and long data transactions can be used
- Test bench and SoC clocks are representative of actual performance measurements
- SoC internal logic (FIFOs and switches) are stimulated in the same manner as the actual performance measurements

© 2013 Broadcom Corporation. All rights reserved.

### Hybrids TLM & Accelerated RTL The Best of Both Worlds



#### cāden <del>2</del>ē°

### **NVIDIA SW Validation with Palladium/VSP Hybrid**



## **Performance Results**

- Boot OSes, run real world applications and benchmarks
- Linux kernel boot
  - Palladium only = 45 mins
  - Hybrid = 2 mins
- Android
  - Palladium only = Hours\*
  - Hybrid = 40 50 mins
- Windows
  - Palladium only = Days\*
  - Hybrid = 75 90 mins



Source: CDNLive 2014

## **SW Validation Results**

Eliminated reliance on other pre-silicon platforms

SW problems found prior to Silicon return

- SW race conditions
- Memory management bugs
- Code completeness
- After silicon return
  - Contributed to smoother bring-up
  - SW Ready to demo product at SOL
  - Less bugs resulted in focused effort to tune for power and perf

## Summary

- There is a huge opportunity to optimize development at the hardware/software interface
- Lower layers of software up to the OS and base apps need to be part of verification prior to chip tape out
- The market of users is constantly changing
- Software developers are increasing distance, and when not then they need more accuracy, driving needs in ...
  - verification re-use and
  - hybrid engine combinations

![](_page_30_Picture_7.jpeg)

## So what does this mean for EDA?

![](_page_31_Picture_1.jpeg)

"The Science in Science Fiction" on Talk of the Nation, NPR (30 November 1999, Timecode 11:55), William Gibson

![](_page_31_Picture_3.jpeg)

32

# cādence®