




XILINX

ALL PROGRAMMABLE™

FPGA Entering the Era of the All Programmable SoC

**Ivo Bolsens,
Senior Vice President & CTO**


Moore's Law: The Technology Pipeline



Industry Debates on Cost

COST PER GATE REDUCTION TRENDS

IBS



EE Times

Is the cost reduction associated with IC scaling over?

Zvi Or-Bach, Monolithic 3D Inc.
7/16/2012 12:20 PM EDT

The last 50 years of the semiconductor industry have been all about the manifestation of Moore's Law with regard to the dimensional scaling of Integrated Circuits (ICs). As consumers of electronic devices, we all love to see better products at a lower cost with each and every new product cycle. But now storm clouds are forming,

EE Times

TSMC raises capex to record \$8.5 billion, pulls in 20-nm

Peter Clarke
4/26/2012 12:23 PM EDT

LONDON – Taiwan Semiconductor Manufacturing Co. Ltd. has raised its planned capital expenditure for 2012 to between \$8 billion and \$8.5 billion. The move accompanied the announcement of first quarter financial results and strong second quarter outlook by the foundry.

EXTREME TECH


Nvidia deeply unhappy with TSMC, claims 20nm essentially worthless

Joel Hruska
March 23, 2012 at 12:13 pm

One of the unspoken rules of customer-foundry relations is that you virtually never see the former speak poorly of the latter. Only when things have seriously hit the fan do partners like AMD or Nvidia


Design Cost

Estimated Chip Design Cost, by Process Node, Worldwide, 2011




Internet

What Happens in an Internet Minute?



And Future Growth is Staggering





*“Don’t believe everything you read on
the Internet.”*

***Abraham Lincoln,
U.S. President***

More Intelligence in Every System

SMART Data Center Revolution

New Opportunities to Control Costs and Increase Strategic Advantage...

Smart wireless networks to the rescue

Carriers are turning toward more intelligent network management...

Smart Factories

For factory management in the future, it will become essential to strive to implement smart capabilities...

MACHINES THAT UNDERSTAND


embedded
VISION
ALLIANCE

The Next Big, Digital Economy; 'Smart Energy'

The energy market is undergoing a major transformation...

From Dumb Pipes to Smart Networks

Trend Wired Infrastructure: Software Defined Networks




Slide credit: From "Virtualizing the Net" by Jon Turner (2004)

Trend Wireless Infrastructure: Scalable Platforms

Capacity

Indoor

Outdoor



Coverage

Trend Data Center Infrastructure: Cloud Computing

Big Data

Increasing Volume, Velocity, and Variety



Low power

Reduce operation and cooling costs

Security

Both outside and inside


Industry Mandates



**Programmable
Imperative**




**Programmable
Systems
Integration**





**Insatiable
Intelligent
Bandwidth**

The Era of All Programmable SoC





CPU + FPGA Evolution

2005




2011




Gbit/s

Bandwidth




Extended Processing: Embedded ARM

- **Processor System boots first**
 - Separate power for PL*
 - Peripherals alive before PL configuration
- **Processor controls PL configuration**
 - Multiple security levels supported
 - Boot in secure or non-secure mode
 - Download PL image via network, SD, USB
- **Multiple AXI interfaces to PL**
 - Processor System can access IP in PL
 - PL IP has access to Processor System peripherals and memory system at full BW



*PL = Programmable Logic

Programmable Platform Opportunity



The image shows a photograph of a Xilinx Virtex-5 development board on the left. A callout box is overlaid on the board, listing performance metrics. To the right of the callout is a schematic diagram of a programmable logic device (PLD) or FPGA, showing a grid of logic elements. Two blue boxes labeled 'Soft Accelerator' are connected by a yellow path, with a yellow square highlighting a specific logic element in the path.

Metric	
Bandwidth	> Double
Latency	4x lower


Major Leap in Cost and Performance

FPGA/CPU Use Models




0. Pipelined datapath

- HDL programmed




1. Pipelined datapath with SW control

- CPU sets register values



2. CPU + FPGA co-processing


- FPGA part of explicit address space



3. CPU + FPGA peer processing

- Cache Coherency

Programmable Platform: CPU + FPGA Peer Processing




Capabilities

- Coherent Caches for HW
- Coherent Caches for SW
- Coherency Management


Coherency Benefits:

- **Peer Processing:** Direct Cache-2-Cache data movement
- **Latency:** Very low latency access to CPU (FPGA) data
- **Usability:** No SW cache flush needed

Design Flow Overview



Programming Accelerators from C/C++




Programming Accelerators from C/C++

➤ Enables software programmers to target Xilinx FPGAs

- Software-programmability
- Portability: 7 series, Zynq

➤ Delivers productivity increase for RTL designers

- C/C++ level verification and testbench reuse
- Earlier area/latency reports
- Software-driven design exploration




More Turns Per Day (Verification and Architecture Exploration)


Quality of Results



Video frames/second



FPGA resources



FPGA: >38 times better performance than DSP video processor

QOR: C2FPGA equal to or better than RTL synthesis

Ease-of-use: C2FPGA 2x fewer lines of C code than DSP processor



Vivado IP Integrator

Enabling Reuse and Delivering Fully Functional IP Subsystems

IP Packager

- Source (C, RTL, IP)
- Simulation models
 - Documentation
- Example Designs
 - Test bench

Standardized IP-XACT




Vivado IP Integrator

Intelligent IP Integration


➤ Co-Optimized for platforms

- Target platform aware
- Supports All Programmable Zynq and 7 series kits



➤ Co-Optimized for silicon

- IP aware automated AXI Interconnects for maximum performance or area
- Automated interface, device driver & address map generation for Zynq and MicroBlaze



Vivado IP Integrator

Intelligent IP Integration

The screenshot shows the Vivado IP Integrator interface with several callouts:

- System Hierarchy View:** Points to the left-hand pane showing a project tree.
- Interface Connections with Live DRCs:** Points to the central design hierarchy diagram.
- Hierarchy Support:** Points to a specific block in the design hierarchy.
- TCL Console:** Points to the bottom-left pane showing a list of IP blocks.
- Extensible IP Repository:** Points to a search window showing a list of IP blocks with their names and versions.

Name	Version
7 Series Integrated Block for PCI Express	1.7
32-bit Initiator/Target for PCI (Virtex-5/7...	4.18
64-bit Initiator/Target for PCI (Virtex-5/7...	4.18
Accumulator	11.0
Adder Subtractor	11.0
AHB-Lite to AXI Bridge	1.00.e
Aurora 8B10B	8.3
Aurora 64B66B	7.3
AXI-Stream FIFO	3.00.e
AXI3 Master BFM	3.00.e

➤ Correct-by-construction

- Extensible IP repository
- Real-time DRCs and parameter propagation/resolution

➤ Automated IP Subsystems


- Block automation for rapid design creation
- One click IP customization

The screenshot shows the 'Run Block Automation' dialog box over a design. The dialog box contains the following information:

- Instance:** /microblaze_1
- Local Memory:** 8KB
- Local Memory ECC:** None
- Debug Module:** Debug Only
- Peripheral AXI Interconnect:**
- Interrupt Controller:**
- Clock Connection:** New Clocking Wizard (100 MHz)


The background design shows a 'microblaze' block with inputs for INTERRUPT, DEBUG, Clk, and Reset, and outputs for S_AXIS_D1, adk, adken, and aresetn.

Zynq in Wireless Digital Front End




- Cost and power reduction by integrated solution
- Performance increase by exploiting the massive compute power of multi-core processors and programmable logic

Programmable Digital Pre-Distortion




➤ DPD negates PA non-linearity


- PAs consume massive static power
- DPD improves PA efficiency by ~35-40%




HW Acceleration



HW Accelerator Resources





DPD Architecture Data Movement




	FF	LUT
AXI Infrastructure	~300	~300
Accelerator	5200	4293

Reduced Resources Because of AXILite Infrastructure

DPD Architecture Data Movement




	FF	LUT
AXI Infrastructure	>3000	>3000
Accelerator	5200	4293



High Throughput Because of DMA Infrastructure


Hardware/Software Boundary



- Optimal cut point depends on execution times and cost of communication
- Implement different cut points is a time consuming task

Goal: Maximize Throughput and Reduce Area Resources


Software Integration






- Accelerator implementation
- Data motion network
- Optimal drivers

Smart Software Driver is Necessary

HW/SW Design Flow





HW/SW Design Flow: SW Programmer



Video Acceleration


C/C++ Software Program



1 frame per 13 seconds

Processor + Fabric Solution on Zynq-7000 AP SoC

C/C++ Software Program




Software video processing functions compiled onto FPGA fabric
60 frames per second, 700x speedup

FPGA/CPU Use Models




0. Pipelined datapath

- HDL programmed




1. Pipelined datapath with SW control

- CPU sets register values



2. CPU + FPGA co-processing


- FPGA part of explicit address space





3. CPU + FPGA peer processing

- Cache Coherency

Towards Heterogeneous Multi-core



Opportunities for SoC Education



*Controls, Robotics and MEchatronics

ZED Board


➤ ZED Board

- Zynq Evaluation and Development Kit
- Low cost Zynq based community board (XC7Z020)
- Partnership between Avnet, Digilent, Xilinx
- Digilent will fulfill academic market for Xilinx University Program

➤ ZEDboard.org


➤ Open source SW and IP

- Linux
- Eclipse based IDE
- Vivado HLS: C to FPGA
- Reference designs




Target Teaching Platform (TTP)

- Turn key solution for teaching labs on
 - Digital Logic
 - Digital Signal Processing
 - Embedded System Design
 - Principle of Microcomputers
 - Embedded Operating Systems
- Xilinx updates the kit as and when required




ZED Block Diagram & Features



Targeted Teaching Platform (TTP)

Initial version of the Smart Car TTP:

ZynqBot- Mark1



Controlled wirelessly
by Android cell phone app

Conclusions

- **Modern FPGA is an All Programmable SoC**
- **Software Centric Design Flow**
- **Unmatched Performance/Watt**
- **Towards Heterogeneous Multi-Core**
- **Targeted Teaching Platform**