



Samta Bansal and Marc Greenberg, Cadence EDPS Monterey, CA April 5-6, 2012




What the fuss is all about ...





Comparison of package performance: wire-bonding PoP vs wide IO interface with TSV (Courtesy of Samsung)

Samsung Wide-IO Memory for Mobile Products - A Deeper Look



Enables 100x Improvement in Die-to-Die Bandwidth Per Watt 2-3x Capacity Advantage Over Monolithic Devices

Xilinx brings 3D interconnect to commercialization phase in digital FPGA world


Faster, Denser, Low-power Chips Using 3D-IC TSVs





Customer drivers in the industry

Performance, power and area (PPA) enables end-product differentiation





Mobility is Key: Faster, Denser, Low-power Chips




Paradigm shift from 2D SOCs to 3D-ICs

Achieving the PPA goals within shorter time-to-market







SOC: One Large Die

- PROS
 - Most common today
 - Strong ecosystem
 - Cost effective for very high volume production
- · CONS
 - Long development times
 - "Bet-the-farm" tape-outs
 - NREs and yields < 22 nm?
 - One process for Logic, Memory and Analog?
 - HW difficult to customize

SiP: Multi-Die Wirebonded

- PROS
 - Production-proven
 - Mix different processes
 - Build a system quickly
 - · HW easily customized
 - Short development time
- CONS
 - Bonding needs I/O rings
 - Wires add RLC parasitics limited power savings
 - Limited speed gains
 - Limited number of layers


3D-IC TSV: Multiple Die Through Silicon Vias


- PROS
- Densest implementation
- · Low power, high speed
- Ideal for high complexity
- Easy to mix processes
- 1000s of TSVs possible
- Die- / wafer level-stacking:
- Flexibility versus unit cost
- CONS
 - Ecosystem emerging
 - Volume production ramping
 - Thermal Issues?



CPU to DRAM

Existing inter-die connection methods





Parallel Connection across a PCB

- Most common CPU/SoC-to-DRAM connection today
- · Well understood and extensible
- Many pins required for high bandwidth
 - ~60 signal pins for a 32-bit LPDDR2 interface (2012 low-mid range smartphone)
 - ~120 signal pins for a 2-channel LPDDR2 interface (2012 mid-high end smartphone)
 - ~300 signal pins for a 3-channel 64-bit DDR3 interface (2012 PC)


Serial Connection Across a PCB

- Fewer pins than parallel connection
- Common for PCIe and other SerDes-based standards
- Can provide data transfer over longer physical distances if needed
- Potential latency and power considerations
- Not commonly used for DRAM at present; future solution?

Pin Count, Power, Latency Concerns?



New inter-die connection method: TSV





What is Wide-IO DRAM?



Possible Future Standard
•2Tbit/s bandwidth

Possible Future Standard

- 4 128-bit channels
- Total 512bits to DRAM
- •1066MHz DDR (2133MT/s)
- •1Tbit/s bandwidth

Possible Future Standard

- 4 128-bit channels
- Total 512bits to DRAM
- •266MHz DDR
- 266Gbit/s bandwidth

Current Standard


- •4 128-bit channels
- Total 512bits to DRAM
- •200MHz SDR
- •100Gbit/s bandwidth

Possible time of introduction



Why do you need Wide-IO DRAM?


Bandwidth Requirements of Future Mobile Devices



Solutions	LPDDR2 533 MHz		LPDDR3 800 MHz		WidelO 200 MHz	
	Single Channel	Dual Channel	Single Channel	Dual Channel	Single die + LPDDR2	Cube
Density (2014)	2x 4 Gb	4 x 4 Gb	2 x 8 Gb	4 x 8 Gb	2 x 8 Gb	4 x 8 Gb
Bandwidth	4.25 GBy/s	8.5 GBy/s	6.4 GBy/s	12.8 GBy/s	17.1 GBy/s	12.8 GBy/s
Power (burst read)	330 mW	660 mW	430 mW	860 mW	730 mW	540 mW
Power/Bandwidth	78 mW/GByps		67 mW/GByps		43 mW/GByps	42 mW/GByps
Cost (2014)	N/R	1	N/R	1.1	1.2	1.4

- WidelO provides 2x power efficiency compared to LPDDR2/3
- The initial JEDEC proposal is providing 12.8GBytess bandwidth. Increasing DRAM frequency to 266MHz and implementing dual data rate transfers will provide eventually more than 34GBytes/s.

RTI Conference - 13th Dec 2011 A Three-Layers 3D-IC Stack including WidelO and 3D NoC










General benefits of TSVs






Why Wide-IO is driving TSV


DRAM is the ideal candidate to drive TSV technology

- Usually manufactured on a non-logic process
- Requires high bandwidth connection between CPU and DRAM
- Uneconomic or impossible to place large capacity (Gbits) of DRAM on same die as CPU
- Low power connection between dies desirable
- Possibility of different memory configurations using the same CPU die






Real chip, real example walkthrough



Wide IO SME architecture overview

- Wide IO Memory Controller (Cadence DENALI)
 - Compliant with DRAM specification for Wide IO from JEDEC (http://www.jedec.org/)
 - High performance, and advanced low-power features
 - First deliveries to 3D-IC Wioming ST-Ericsson/LETI project
- Wide IO PHY Interface
 - 200MHz,128 bit ,SDR
 - ~1200 TSVs, µbuffers and µbumps
 - Also integrates ESD protections for DRAM
- Specific Design for Wide IO Testability Integration
 - Boundary scan, direct access, stuck-at, memory bist, PLL test
- **Smart Memory Engine**
 - Data transfer handling between Wide IO, SRAM and **ANoC**
 - Integration within ANoC
 - Up to 3.2GB/s data bandwidth






Cadence Wide-IO DRAM controller


Challenges	Solutions
Merge existing and new technology	 Start with extensible, high performance, low-power base architecture (Supports DDR1, DDR2, DDR3, LPDDR1, LPDDR2 and now DDR4) Re-add SDR support Add new Wide IO feature support Create DFI extensions for Controller-PHY connection
New testing requirements	 Extend BIST engine to test for new classes of error
Verification	 Create memory model of Wide-IO device in Cadence VIP tools Extend existing configurable verification environment for Wide IO



Overview of tool and methodology




Overview of tool and methodology



Cadence silicon-proven 3D-IC solution


Plan→ implement → test → verify

- Allows heterogeneous integration to offer power, performance in smallest form factor
- Cadence is technology leader providing complete and integrated 3D-IC solution
 - Plan->implement->test->verify
 - 1st to market wide I/O memory controller
- Developed in close partnercollaboration for past 5 years with leading foundries and customers
- Multiple 3D-IC tapeouts
 - Multiple testchip experience: Memory over logic (28 nm), logic over analog, logic over Logic, 3-stack dies
 - Production design tapeout in mid-2010





SiP DFT /3D package test



3D DFT on Die-Level

- Insertion of 3D wrapper
- Creating Test patterns
- Verification and Simulation

Testing Die Interconnects

ATPG for die interconnects

Testing Die in a Stack

- Modular Test approach
- ATPG-on-top test approach





What are the challenges?

Manufacturing Wide-IO DRAM and assembly:


- Test memory wafer after production using FC bumps
- Thin the wafer to ~50-100um thickness
- Form TSVs and fill with metal
 - Requires elevated temperatures extra anneal step
- Apply backside metal and bumps
- No opportunity to test here
 - Backside metal bump pitch too fine for most tester heads
- Handle dies while avoiding mechanical damage
 - They are now the approximate aspect ratio of a postage stamp
- Attach dies (and interposers, if present) together
- Does it still work?




What are the challenges?

- Thermal Issues:
- Where does the heat go?
- Ecosystem Issues:
- How many parties involved in stack production?
- How are responsibilities divided?
- How are liabilities divided?





Back of the napkin calculation





Conclusion

- Wide-IO and TSV are real
- Cadence believes that Wide-IO DRAM is the technology that will drive adoption of TSV
- Cadence stands ready with EDA tools and IP to enable your TSV designs with real experiences and partnerships with ~8 testchips and 1 production chip already completed.



cādence®