


Low Power Design: Is the Problem Solved?

Qi Wang
Cadence Design Systems, Inc.
qwang@cadence.com



Key Drivers



Low Power Design Issues Impact Profitability

Different Drivers in Different Verticals

Mobile/Hand-held

Battery Life
Unit Cost (chip package)



Consumer/Digital Home

Unit Cost (chip package)
Unit Cost (fans etc.)
Reliability



Network/Data Center


Power Efficiency
Total Cost of Ownership
Reliability
Green




Low power requirements drive different design decisions:

- Product design architecture and integration decisions
- IP make versus reuse versus buy decisions
- Manufacturing process decisions

Power Closure in Design Flow




Power Closure Challenges




Low Power Design 5 Years Ago

Logic is “Connected”



Can be Automated

Power is Not “Connected”



Very Difficult to Automate

Popularity of Low Power Design Techniques (5 years ago)

Difficulty – Design Flow Impact

Low Impact

High Impact

Power Saving

High Saving

Low Saving

MVT
~60% leakage

Gate-level Optimization
5%-10% dynamic leakage

Clock Gating
~20% dynamic

PSO
~95% leakage

AVS/AVFS
40%-70% dynamic

DVS/DVFS
30%-60% dynamic


MSV
~40% dynamic

Adaptive Body Bias
~40% leakage

PSO: Power Shut-Off
MSV: Multi-Supply Voltage
DVFS: Dynamic Voltage Frequency Scaling
AVFS: Adaptive Voltage Frequency Scaling


A New Low Power Design Methodology

Logic is “Connected”



Is Automated


Power is Connected



Is Automated

Popularity of Low Power Design Techniques (now)

Difficulty – Design Flow Impact




What's Next?




SYSTEM REALIZATION

TLM/SW Power
Modeling and Estimation




SOC REALIZATION

IP Macro Model
Integration Ready IP




SILICON REALIZATION




Methodology Is the Key

A Closer Look on Low Power Verification



Early Architecture Challenge: Power Predictability


Predictable Estimation, Analysis & Optimization




How to *predictably*
Estimate total power?
Optimize performance/watt?

System-Level Low Power Solution


1. Power Exploration (Chip Planning Solutions)



2. TLM IP Power estimation and optimization




3. Dynamic Power Analysis (SoC + SW) Average and peak power window



Conclusion

- Low power design is a “system” problem
- Methodology is key to successful low power design
 - Repeatable
 - Scalable
 - Predictable
- Future of low power design
 - System/SoC Realization
 - Silicon Realization
- Resources
 - www.powerforward.org
 - www.eda360.com
 - <http://www.cadence.com/solutions/lp>





cādence[®]

