

# Tackling Runtime Variance on NUMA Architecture

April 5<sup>th</sup>, 2012

### Agenda

#### **Problem Statement**

Background and Challenges Different types of Multi-Processors How Caching affects repeatability

#### Methodology

#### **Sample Results**



# **Background and Challenges**

#### • Synopsys Customers' pressure points

- Larger designs, shorter design time:
  - EDA application TAT (Turn Around Time) / Performance

### • Synopsys product teams' pressure points

- Performance improvement (scalar, Parallel Processing)
  - No runtime performance impact from new features and bug fixes
- Greater need for <u>reliable/consistent performance</u> <u>benchmarking</u>



### **Types of Multi-Processors**

- Architectures based on how memory is accessed
  - SMP -> Symmetric Multi-Processing (Uniform Memory Access)
  - NUMA -> Non-Uniform Memory Access



### SMP Architecture aka UMA





# **NUMA Architecture**



SYNOPSYS 25:

# **Problem Statement**

- How to run Benchmark tests with accuracy and repeatability on NUMA machines?
  - Aiming for 1-3% variation without multiple runs for statistical averaging



# How Caching Affects Repeatability Adds variance

- Cache hits and misses affects system performance
- Cache coloring/Page coloring helps reduce conflict misses
- Linux does not support page coloring
  - True for all Linux variants (RedHat, SUSE)
  - Peak performance is higher, but variability also higher
  - Less deterministic with regards to cache performance





#### **Problem Statement**

#### Methodology

#### **NUMA** hardware settings

Load Share setup Measuring performance numbers

#### **Sample Results**



## NUMA Hardware settings OS Setup

• Hardware BIOS settings

BIOS Setting	Enabled	Description
Turbo Boost	Ν	Dynamically shutdown unused cores to divert power to over-clock active cores
Hardware PreFetch	Y	Pre-fetch data and instructions from memory to L2 cache. Reduces memory read latency
Hyper-Threading	Ν	Provides 2 instruction threads per core



### NUMA Hardware settings *Binning*

 Process of identifying similar performance machines

- All NUMA machines binned
  - Identical performance machines grouped together
  - Users run Benchmark tests on selected group



### Agenda

#### **Problem Statement**

#### Methodology

NUMA hardware settings

Load Share setup

Making Applications NUMA aware Implementing NUMA configurability Measuring performance numbers

**Sample Results** 



#### Node 0 Making Ap Core + L1/2 Core + L1/2 numactl com Core + L1/2 **DDR3 Memory** Core + L1/2 Core + L1/2 No Code change ore + I 1 High Speed Bus Node 1 **Applications we** Core + L1/2 consistency in r Core + L1/2 Core + 1 1/2 **DDR3 Memory** Use numactl co Core + L1/2 shared memory t Core + L1/2 Core + L1/2 Numactl option Only execute process on the cores of the selected node -cpunodebind Only allocate memory from selected nodes. Jobs will -membind start swapping when enough memory is not available on these nodes

Preferably allocate memory on node. If memory cannot be allocated there, fall back to other nodes

#### • LSF and UGE schedulers made NUMA aware

- In-house scheduler tool developed to achieve numactl functionality



-preferred

					Node 0
In Cl	nplem Juster Se	<b>er</b> <b>core + L1</b> <u>Core + L1</u> <u>Core + L1</u> <u>Core + L1</u> <u>Core + L1</u> <u>Core + L1</u> <u>Core + L1</u>	DDR3 Memory		
	<ul><li>Schedule</li><li>SGE/LSF</li></ul>	er m Core + L1 Core + L1 Core + L1 Core + L1 Core + L1 Core + L1		DDR3 Mei	mory
	Job Type	Cores Required	Memory Required	CPU-Bind	Memory-Bind
S		1	<= Total RAM on node	Y	Y
	Single Thread	1	> Total RAM on node	Y	Y (preferred)
		1	= Total RAM on machine	Y	Y (preferred)
		N/A	> Total RAM on machine	Job rema	ins Pending
M	Multi Thread	<= number or cores on node	<= Total RAM on node	Y	Y
Inread		<= number of cores on a node	> Total RAM on node	Y	Y (preferred)
1		> number of cores on node	<= Total RAM on machine	Get ent	ire machine

© Synopsys 2012 14

SYNOPSYS 25:

### Hardware/Software Settings Recap

- Hardware BIOS settings available to reduce variation
- Tests are run using NUMA aware schedulers
  - No change was made in application code
  - Scheduler handles binding appropriately
- Pre-requisites for End Users
  - Resource requirement for tests be specified upfront
    - Memory requirement
    - Core requirement for Multi-Thread jobs

#### • Better Utilization of resources

- Running up to 4 jobs per node
- Faster throughput



### Agenda

#### **Problem Statement**

#### Methodology

NUMA hardware settings

Cluster setup

#### Measuring performance numbers

Creating Baselines Regular Benchmark test runs Re-establishing Baselines

Sample Results



### **Methodology** – **Creating Baselines**

### **Reset Baseline on NUMA machines**





### **Regular Benchmark Runs**



SYNOPSYS 25:

### **Re-establishing Baselines**

- From release to release
- Large number of test cases have variations above the products acceptable threshold OR products curve has shifted
- If all tests show similar amount of variation with respect to the baseline





**Problem Statement** 

Methodology

#### **Sample Results**

Single Thread tests

Multi-thread tests



### **Questions to Answer**

### Single-Thread/Multi-Thread tests

- What is needed to achieve "statistical stability" on NUMA machines?
- How to minimize number of runs to characterize and confirm performance?
  - Given a baseline, can single runs be useful to confirm performance?
  - Single runs need to be dominant mode for regular runs
- How many tests can be run per node?



### **Baseline: Single-Thread tests**

#### Without Binding - Variance is High, More sampling





SYNOPSYS 25:

### **Baseline: Multi-Thread tests**

Without Binding, variance is High



© Synopsys 2012 23



**Problem Statement** 

Methodology

**Sample Results** 



# **Minimizing Variability**

### **Other Factors**

- Run tests on local disk to eliminate/reduce network I/O
- Vendor specific BIOS parameters for reduced variability.

For example, for HP machines

BIOS	Setting for Benchmark tests
HP Power Regulator	Static High Performance
HP Power Profile	Maximum Performance
CPU Idle Power State	C6 state

• Linux "libnuma" library



### Conclusions

 Making applications NUMA aware during run time shows great advantage in achieving reasonable variability with single benchmark runs

### Contacts

- Vinnie Kasula <u>vinnie@synopsys.com</u>
- Sangeeta Aggrwal <u>sangeet@synopsys.com</u>



### Q&A







© Synopsys 2012