

System-Level EDA 2015

Who's Problem is Software Anyway?


Frank Schirrmeister, March 2012

EDPS, Monterey




Market Drivers

Driving disruptive change in product realization



The Electronics Value Stack



CAGRs from 11-16

Software Defines User Experiences



Automotive

AUTOSAR, Microsoft Embedded (Ford Sync), Linux (GENIVI)




Infotainment



Computers

Windows, OSX, Linux, ...




Consumer Stationary




Consumer, Wireless Comms

IOS, Win 7 Mobile, Android (HTC Sense, Marvell Kinoma)



Consumer Portable




Communications

Linux, Windows, OSX, NOS




Network



Industrial


Integrity, VxWorks




Compute

Mobile Wireless Design Chain

Aggregation vs. Disaggregation




Changing Industry Dynamic



Infrastructure Design Chain

Aggregation vs. Disaggregation



Electronic Landscape is Changing

Software development is causing disruptive changes

Design Chains

IP – Semiconductor – Systems

Vendors are interconnected and dependent
Value pressure drives top down
Responsibilities grow bottom up

User Experience

System vendors own the user experience

User experience is driven by software – Apps
Hardware platforms consolidate application specific

HW/SW Convergence

Software changes HW/SW development processes

Changing responsibilities between vendors and new role of software needs to be addressed

So what does this mean for EDA?

The future is
already here
— it's just not
very evenly
distributed ...



["The Science in Science Fiction" on *Talk of the Nation*, NPR \(30 November 1999, Timecode 11:55\)](#), William Gibson

A Brief History in Abstraction

Layout to Transistors

Hardware


Software

Technology

Transistors

Layout

SM



1980

1985

1990

1995

2000

2005

2010

2015

2020




2025

© 2012 Cadence Design Systems, Inc. All rights reserved.

cadence




A Brief History in Abstraction

Transistors to Gates





A Brief History in Abstraction

Gates to RTL




A Brief History in Abstraction

RTL, Transactions




A Brief History in Abstraction

”The HW/SW Independent Level”




	Hardware	Software
Token	Different Proprietary MoCs, Ptolemy, SystemC TLM 2.0, C++, UML, SysML	
Transaction	Verilog, VHDL, SystemC TLM 2.0	C, C++
Signal	{Verilog,VHDL} RTL, SystemC 1.0	C
	{Verilog,VHDL} Gate, Schematic	
Technology	Transistors	ASM
	Layout	




A Chip in 2015

- **Software, Software, Software**
- More complex designs
- ... but less of them
- More than 110 IP Blocks
- More than 70% re-use
- More than 60% of effort in software
- Multi-core
- Software distributed across cores
- Low power issues
- Application specific issues
- High analog mixed signal content
- Changing team dynamics
- Changing Industry Dynamics





Design Chain Needs to Collaborate



There is no “One Size Fits All”

Software Enablement Platforms need to interoperate



SDK

- Highest speed
- Ignore hardware
- Earliest in the flow

Virtual Platform

- Almost at speed
- Less accurate (or slower)
- Before RTL
- Great to debug (but less detail)
- Easy replication

RTL Simulation

- KHz range
- Accurate
- Excellent HW debug
- Little SW execution

Acceleration Emulation

- MHz Range
- RTL accurate
- After RTL is available
- Good to debug with full detail
- Expensive to replicate

FPGA Prototype

- 10's of MHz
- RTL accurate
- After stable RTL is available
- OK to debug
- More expensive than software to replicate

Prototyping Board


- Real time speed
- Fully accurate
- Post Silicon
- Difficult to debug
- Sometimes hard to replicate

EDA Transformation


Towards Electronic System Design Automation



EDA Productivity Improvements




Have reached the end?




System Modeling is a natural next level ...

Modeling independent from Hardware and Software



System Modeling is a natural next level ...

Modeling independent from Hardware and Software



Source: EDAC, VDC, Cadence

... who will be servicing it is the question!



Source: <http://showmeyourindies.com/indieflix/indieflix-blog/the-tortoise-and-the-hare-being-a-filmmaker-in-an-ever-changing-world/>



cādence[®]