### **GARYSMITH** CONSULTING IN ELECTRONIC DESIGN Reality and Responsibility in the EDA Market (EDP 2011)

#### **ELECTRONIC DESIGN STRATEGY & MARKET ANALYSIS**

©2011 Gary Smith EDA, Inc.

All Rights Reserved.

www.garysmithEDA.com







### Let's break the Design **Flow into its parts**

- In the beginning you have a Platform
- That gives you 70% to 90% of your gates
- Then you design the remaining 40 or 100 million gates
- Which brings up the subject of IP



### **Platform Based Design**

- You didn't really think you started a 400 million gate SoC from scratch did you ?
- Your Platform is usually your last design.
- Oh you don't have one ? Then you buy one from your friendly Semiconductor vendor (i.e. TI's OMAP, Qualcomm's Snapdragon, or NVIDIA's Tegra).



### LESSON #1

Platforms are either Developed in-House Or Provided by Semiconductor Vendors

©2011 Gary Smith EDA, Inc.

### That gives you Image: Compare the second second

- The Platform is the "known" part of the design.
- Therefore that is the major IP market (you need to "know" the design before you can make an IP for it).
- That is the foundation of your design, it doesn't give you competitive advantage.

### LESSON #2

GARYSMIT

Semiconductor companies, whether they buy the Platform or develop it in-House (from previous designs), make the money. The rest get the leftovers.

#### THEN YOU DESIGN THE GARYSMITH REMAINING 40 OR 100 MILLION GATES

- 100 million is a lot of gates to design !
- So it isn't just gluing a bunch of IP together after all.
- Processer IP sells here, which is why ARM is the #1 IP supplier.
- As does library based IP, which is why Synopsys is #2.

©2011 Gary Smith EDA, Inc.



GARYSMITH

## This is where the competitive advantage is developed i

### So this is where the money is I

All Rights Reserved.

©2011 Gary Smith EDA, Inc.

### WHICH BRINGS UP GARYEMITH THE SUBJECT OF IP

- ITRS 1997 Small Blocks
   2,500 gates to 74,999 gates
- ITRS 1999 Large Blocks
  - 75,000 gates to 1,000,000 gates
- ITRS 2007 Very Large Blocks
  Over 1,000,000 gates

### WHICH BRINGS UP EARYEMITH THE SUBJECT OF IP #2

- Small Blocks
  - Sold primarily as libraries, with the exception of some analog blocks.
- Large Blocks
  - Some blocks are reconfigurable, for example memory.
- Very Large Blocks
  - Most blocks are "Modifiable" (you can add or remove Large Blocks without affecting the verification of the remaining blocks).

- A high percentage of the Very Large Blocks are designed In-House, not by 3<sup>rd</sup> party IP providers.

### Getting Back to The Flow

GARYSM

- So there are two flows
  - The design of the Platform
  - The design of the new block that gives you the competitive advantage.
- The Flows look the same but are either done by different design teams (Purchased Platform) or at a different time (In-House developed Platform).













### **Responsibility - the Short Form**

- Lucio Lanza's IC CAD speech
- All of the members of the Semiconductor Infrastructure have their individual responsibilities.
- We are all being measured by Moore's Law.



### EDA's Responsibility

• EDA is responsible for developing the design tools that enable the IC design process.



### EDA's Responsibility

• EDA is responsible for developing the design tools that enable the IC design process.

- Or -

• EDA is responsible for developing the design tools that enable the IC design process, at a design cost that allows the ecosystem to operate at a profit.



### What I'm not Saying

- This is not about the cost of EDA tools; that's lunch money.
- What I'm talking about is the level of automation. The costs are in the engineers needed to do the design.

©2011 Gary Smith EDA, Inc. Source: Gary Smith EDA, April 2010 2000 2001 2002 Total SW Engineering Costs + ESA Tool Costs 2003 **Total HW Engineering Costs + EDA Tool Costs** 2004 Green: Start-Ups stop red: most SoC design stops 2005 2006 2007 2008 2009 All Rights Reserved 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 Pos 2022 2023 2024 2025



IC Implementation Tool Set

RTL Functional Verif. Tool Suite

Transaction Level Modeling

Very Large Block Reuse

SMP Parallel Processing

Intelligent Testbench

Software Virtual Prototype

Silicon Virtual Prototype

**AMP Parallel Processing** 

Many Core Devel. Tools

Concurrent Memory

System Design Automation

**Executable Specification** 

# ITRS Cost Chart 2010 it (in Millions of Dollars)

GARYSMITH



GARYSMITH

The EDA Industry is responsible not only for enabling the design process, it is responsible for developing a level of automation that allows the design process to be affordable.