

High Performance Computing for Silicon Design

Shesha Krishnapura Senior Principal Engineer April 2009

Authors & Contributors:

Raju Nallapa, Doug Austin, Ananth Sankaranarayanan, Shaji Achuthan, Vipul Lal, Ty Tang, Shesha Krishnapura, Elwood Coslett

Intel Computing Environment and Computing Demand



Design Team Challenges



- Increased pre-silicon verification
- High degree of design automation
- Global design team and collaboration



Intel Data Center Profile

- Intel has four major groups currently driving individual data center requirements (DOME):
 - (Design) Design Computing: Support the chip design community and they have most of the servers within Intel
 - (Office) General Purpose: Supporting typical IT and customer services
 - (Manufacturing) FAB/ATM: Manufacturing computing supporting fabrication and assembly
 - (Enterprise) Enterprise applications supporting eBiz

70% of servers in Intel are in "D" 30% of servers are in "OME"



Design Computing Env Overview

- Classification by server type in "D" environment
 - 65,000 Servers running Linux
 - 52% Blades (Xeon 2S) All multi-core servers are at 4GB-8GB per core
 - 42% 1U (Xeon 2S, Few 1S) Multi-core servers are at 8GB per core
 - 6% Rest (Xeon MP) 128GB to 1TB per server
- Classification by use model in "D" environment
 - Batch servers (70%)
 - Interactive & large memory batch servers (30%)
- High Performance Mega Data Centers:
 - Each data center has multiple modules design to handle over 500+ watts/SF
 - 6000 sq ft/ per module with ~3MW of useable power
 - ~200 cabinets/racks per module
 - 15-22KW power allocation per rack (48-64 blades per rack)
 - Some data centers support 30KW (Up to 84 blades per rack)



Compute Demand Drivers inside Intel

- Pre-Silicon Design Computing
 - More than 100,000 simulation jobs per chip design each week for several quarters till tape-in
 - Small, Medium, Large memory workloads
 - Many chip designs in flight at a given time
 - Primarily CPU, and Physical Memory Bound Lately Storage is of concern
- Tape-out Computing
 - 16,000 Optical Proximity Correction (OPC) jobs for each of the complex silicon layer
 - Small, Large, Very Large memory workloads
 - CPU, Network, and Storage Bound



Intel HPC Environment



HPC Solution Stack





HPC Capability and Target Use Roadmap

	2006	2007		2008	2009	2010
HPC Technology Areas	HPC-1 Optimize for 45nm, Sup	port >=65nm	HPC-2 Optimize	for 32nm, Support >=45nm	HPC-3 Targe Optimize for 2	e t Additions 2nm, Support >=32nm
Batch Clustering Stability, Scalability,	Systems/Pool: 8.5K (1.3x)		11K (1.3x)		11K (1x)	
	Jobs/Pool: 20K+ (1.5x)		30K+ (1.5x)		60K+ (2x)	
Features	Scheduling: Preferential		Smart Class		Support for Virtualization	
Storage & Backup	IO Spec TP#: 5,120 (10x)* HVM IO TP# : 3,200+MBps Volume Size : 3.2TB (8x)		5,120 3,500+ MBps (1.1x) 6.4TB (2x)		14,080 (2.75x) 5,300+ MBps (1.5x) TBD	
IO Throughput	Single-Stream Perf*:70MBps (1x)		160 MBps (2.3x)		240 MBps (1.5x)	
	HW/SW: Parallel-Storage-Gen1 ^{\$}		Parallel-Storage-Gen2 ^{\$}		Parallel-Storage/Open-Standard	
	Storage: 40Gbps (10x)		40Gbps (1x)		11x1x10Gbps (2.75x)	
Network Scalability Stability	Master: 1Gbps (10x)		2x1Gbps (1x, Redundancy)		10Gbps (5x)	
Scalability, Scability	Slave: 100Mbps (1x)		100Mbps (1x)		100Mbps/1Gbps (1x/10x)	
Compute Optimized for Perf,	Large RAM: 512GB (4x) (Based on Intel Architecture) Perf. TP#: 1.6-5x		1TB (2x) (Based on Intel Architecture) 1.7x		TBD	
Throughput, Capacity Power & DC Space	Batch Node: 2S/Dual-Core/16GB Perf. TP: 2.1x (With Intel® Xeon® Processor 5150)		2S/Quad-Core/32GB 2.3x (With Intel® Xeon® Processor E5450)		2S/Quad-Core/48GB 1.74x (With Intel® Xeon® Processor X5570 - No HT)	
OS New HW Feature Support, Scalability, Stability, Perf.	Enterprise Feature: Stable, Inter-System NUMA Support		Multi-Core Optimized		Virtualization Optimized	
License Servers Stability, Scalability	Platform: IA Based (3x over RISC)		Latest IA based solution		Latest IA based solution	
Apps Tuning Throughput	Tuning: CPU Prefetch (1.2x) Enablement: 512GB Support		SSE4		Hyper-Threading	

(10x)* = 10x Spec Limit improvement over prior gen. solution (5120 MBps vs. 512MBps);
"Single-Stream Performance" is relevant for Backup & Vol. size; * Proprietary Software
TP - Throughput; HWA - Hardware Acceleration



HPC Demand & Benefits for Intel Tapeout

Intel Tapeout Computing Metrics





EDA Performance Improvement with Intel® Xeon® Processor Generations



Intel® Architecture Performance Improvement for OPC





Intel internal measurements May 2007, November 2007, and February 2009.

Runtime Performance for OPC Application

Processor	OPC Jobs§	Runtime (HH:MM:SS)	Relative Throughput
64-bit Intel® Xeon® Processor with 1 MB L2 Cache (3.6 GHz)	2	10:40:12	1.00
64-bit Intel® Xeon® Processor with 2 MB L2 Cache (3.8 GHz)	2	07:58:31	1.34
Intel® Xeon® Processor 5160 (3.0 GHz)	4	03:34:39	2.98
Intel® Xeon® Processor X5472 (3.0 GHz)	8	01:37:58	6.53
Intel® Xeon® Processor X5570 (2.93 GHz)	8	00:56:11	11.39

§ One OPC job per core.

Intel internal measurements May 2007, November 2007, and February 2009.



Intel Xeon processor 5500 series offers Higher Density, Superior Performance, and Lower Power for OPC



Intel quad-core server solution shows OPC throughput advantages



Profile: Intel[®] Xeon[®] Processor 5500 Series

- Up to 13.14x improved performance over single-core processors for simulation workloads
- Up to 11.39x improved performance over single-core processors for OPC workloads
- Up to 13:1 server consolidation ratio for simulation workloads and 11:1 for OPC workloads

IT@Intel Brief Intel Information Technology

Runt-2009

for simulation.

intel" Xeon' processor 5500 series has demonstrated a substantial performance. multiple when compared to prior generation intel[®] quad-core processors in high-performance computing polications.

Or, Howard Ko

Performance Intel IT and Synopsys-conducted a joint performance Profile: Intel[®] Xeon[®]

assansament of 64-bit Intel® multi-care platforms running Processor 5500 Series Sprapsys VCP application for simulation and Synopsys. . Up to 13.14x improved performance over Proteus* application for optical proximity correction (DPC). single-core processors for simulation intel[®] Neur[®] processor '5500 series improved performance as much as 13.14x for simulation workback and 11.29x for

Improving EDA Batch Application

single-core processors for OPC workloads

servers based on Intel® Neon® processor XSS70. We then simulation workloads and 11:1 for OPC compared the analts with identical previous tests of servers workloads

Figures 1 and 2 show the test-results. For both applications, the Intel/Veon processor 35570 haved server delivered higher throughput and your able to un more idly, simultaneously. Our results those that one server based on new qual core processars can replace up to 13 servers based on single-core-processors for electronic design-automation (FDF) simulation scattrack, his could consenantly decrease data center operational costs due to achieved sense Instaint and avaid house-deta-canter construction casts. Significantly higher throughput also enables us to accelerate design cycles within the same data-center factpaint to achieve leater time tomarket



with a single-core.

based on earlier presention, of Intel[®] Xeon[®] processory,

Intel[®] Architecture Performance Inprovement for Optical Proximity Correction



Figure 2. Servers based on Intel® Xeon® processor 5500 series improved Synopsys Proteus* application performance for optical preximity correction (OPC).¹

IT@Intel





Intel[®] Architecture Performance Improvement for Simulation





Intel internal measurements May 2007, November 2007, and February 2009.

Runtime Performance for Simulation Application

Processor	Simultaneous Simulation Jobs	Runtime (HH:MM:SS)	Relative Throughput
64-bit Intel® Xeon® Processor with 1 MB L2 Cache (3.6 GHz)	2	93:51:07	1.00
64-bit Intel® Xeon® Processor with 2 MB L2 Cache (3.8 GHz)	2	72:23:11	1.30
Intel® Xeon® Processor 5160 (3.0 GHz)	4	26:26:16	3.55
Intel® Xeon® Processor X5472 (3.0 GHz)	8	15:20:01	6.12
Intel® Xeon® Processor X5570 (2.93 GHz) [△]	16	07:08:36	13.14

^a Tests run on Intel Xeon Processor X5570 series had Intel® Hyper-Threading Technology and Intel® Turbo Boost Technology enabled.



Mainstream Intel[®] Xeon[®] Processor 5500 Series Segments

	Basic	Standard	Advanced
CPU Frequency	2.0 GHz to 2.13 GHz	2.26 GHz to 2.53 GHz	2.66 GHz to 2.93 GHz
CPU Power	80 W	80 W	95 W
QPI	4.8 GT/S	5.86 GT/S	6.4 GT/S
CPU Cache Size	4 MB	8 MB	8 MB
Memory Speed	800 MHz	800/1066 MHz	800/1066/1333 MHz
Intel® Turbo Boost Technology	No	Yes	Yes
Intel [®] HT Technology	No	Yes	Yes

GT/S - Gigatransfers/Second; Intel® HT - Intel® Hyper-Threading Technology; QPI - Intel® QuickPath Interconnect



EDA Throughput and Total Cost of Ownership

 In tests with real Intel EDA workloads, we required fewer servers based on high-end processors to achieve the same performance. This resulted fewer EDA application licenses; reduced data center power, space, and connectivity requirements; and substantially lower estimated TCO.





Intel internal measurements, February 2009.

Server TCO

 The hardware platform accounts for a small proportion of server total cost of ownership (TCO). TCO calculations based on Intel® Xeon® processor X5570 (2.93 GHz).





Intel internal measurements, February 2009.

Profile: Intel[®] Xeon[®] Processor 5500 Series



- High-end processors reduce server TCO by 42 percent compared to low-end processors
- High-end processors deliver up to 87 percent faster performance

IT@Intel Brief Intel Information Technology Computer Manufacturing Server TCO

March 2009

With the introduction of the Intel® Xeon® processor 5500 series-based platforms, the benefits we are seeing from our IT strategy to standardize on higher-end processors for our servers purchases is even more compelling and results in a significantly lower TCO.

> - Diane Bryant Chief Information Officer

Selecting Server Processors to Reduce Total Cost

Intel IT is standardzing on Intel[®] Xeon[®] processor XS570 (293 GHz) for two-socket servers for design computing and enterprise server virtualization. Our testing and analysis demonstrates that the newest high-end Intel[®] Xeon[®] processors based on Next-Generation Intel[®] Microarchitecture (Nehalem) can significantly enhance server performance, providing an opportunity for Intel IT to reduce total cost or wrenship (TCD) by 42 percent.

Profile: Intel[®] Xeon[®] Processor 5500 Series

- High-end processors reduce server TCO by 42 percent compared to low-end processors
- High-end processors deliver up to 87 percent faster performance

We compared the high-end Intel Xeon processor XS570 (2.93 GHz) with the low-end Intel* Xeon* processor ES504 (2.0 GHz) for two Intel IT computing environments: design and enterprise. In real-world application testing with Intel% electronic design automation (EDA) workloads, two-socket servers based on the 2.93-GHz processor delivered the same performance for an estimated 42 percent lower TCO over four years, as shown in Figure 1. For enterprise computing, analysis confirmed a similar relationship: A two socket server based on the 2.93-GHz processor delivered 87 percent better performance for an estimated B percent increase in TCO.

Our analysis demonstrated to Intel IT management and purchasing groups that software acquisition and litersing costs—which represent 3x to 6x the cost of the hardware platform—are the largest components of overall TCD for servers deployed at Intel Because of this, standardizing on high-end processors is a costeffective way for Intel IT to maximize server return on investment (RO).



Figure 1. Electronic design automation (EDA) throughput and total cost of ownership (TCO). In tests with real-Intel EDA workboads, we required fewer serversbased on high-ext processors to arrive the same performance. The resulted fewer EDA application learness, reduced data center power, space, and connectivity requirements and substitutivity/owner estimated TOA their International Teachers (Teachers) and the second statements (Teachers) and the second statements (Teachers) and the second statement (Teachers) and the second statements (Teachers) and the second statement (Teachers) and the second statements (Teachers) and the second statements (Teachers) and the second statements (Teachers) and the second statement (Teachers) and the second statements (Teachers) and the second

IT@Intel



HPC-1 to HPC-2 Storage Performance

HPC-2 Generation Limit: ~15K OPC jobs accessing one Parallel-Storage

Category	Parallel-Storage-Gen1	Parallel-Storage-Gen2
Meta Data Server Load	~100%	~80%
Interactive Latency	Unacceptable	Acceptable (no impact)
Write (sec)	25.00	4.00 (6.25x)
Read (sec)	25.00	0.47 (<mark>53x</mark>)
File listing (sec)	17.00	0.7 (24x)
File removal (sec)	25.00	0.36 (<mark>69</mark> x)
Event: Storage Vol Offline	Yes	Νο









