# High-Level Design: (Yet) Another Look

### **Rajesh Gupta**

### Department of Computer Science and Engineering,

University of California, San Diego

#### Sudipta Kundu and Sorin Lerner

University of California, San Diego

R Gupta April 2010

#### A Tale of Two Consequence

- . EDA: Raise abstractions
  - Raising abstraction has always been part of the solution strategy to lower design costs.
  - In design modeling, design synthesis, design verification

#### 2. Architecture: Raise programmability

- Holy Grail: ASIC efficiency with CPU programmability.
- The tremendous space of architectural innovations between ASIC and FPGA

# Coming back to EDPS!

### **Closing Thoughts**

- ASIC design cost is the new driver
  - Solution space is expanded to include not only tools but also architectures



### Points I want to make today

Inexorable move to the high-level

Verification must lead the way

Hardware formals need to be tempered by software pragmatists

□ We are making progress in HLV.

### **High-Level Design**

### Algorithmic Design Registe Transfer

High-Level Synthesis



C/C++, SystemC (100 – 10K lines) Verilog, VHDL (1K – 100K lines)

### Challenge:

Cope with the growing size and heterogeneity. ⇒ Writing RTL designs more complex, tedious, and error-prone.

#### Application Specific Integrated Circuit (ASIC)



# HLD = HLS + HLV?

User accessibility vs. Quality of Results (QOR)

- Synthesis goal: reduce designer effort within acceptable QOR
- Verification goal: increased effort acceptable for high QOR
- □ HLS: compiler?, PL?
  - In reality, it is a verification problem
    - Checking product isn't easy: state explosion in MC, path explosion in stateless MC, specification & solver challenges in implicit/symbolic state checkers (BMC)...
- Step back and look at the problem again...
  - Verify both design process and product together.
  - Pay attention to modularity (even at the cost of QOR).

# Our recent work in the area: 4 tools

Explore various scalable and automatic techniques for high-level verification.



# **Translation Validation (TV)**



### Check the tool or the product.

# **Close the loop: TV in HLS**

### Parallelizing High-Level Synthesis: SPARK

- Widely used: 4,000 downloads, over 100 active users.
- Moderately large software: around 125, 000 LoC.

## Speculative Code Motions Operation Movement to reduce impact of

**Programming Style on Quality of HLS Results** 



### Increasing the scope of Code Motions by Inserting New Scheduling Steps Resource Constraints

![](_page_9_Figure_1.jpeg)

### Inserting New Scheduling Steps

![](_page_10_Picture_1.jpeg)

### **Enables Conditional Speculation**

![](_page_11_Figure_1.jpeg)

Insert scheduling steps into shorter conditional branch

Enables further code compaction

### New Opportunities for "Dynamic" CSE Due to Code Motions

![](_page_12_Figure_1.jpeg)

![](_page_12_Figure_2.jpeg)

### New Opportunities for "Dynamic" CSE Due to Code Motions

![](_page_13_Figure_1.jpeg)

enable new "Dynamic" opportunities for CSE

#### **Specification:**

![](_page_14_Figure_2.jpeg)

**Original Program:** 

![](_page_15_Figure_1.jpeg)

![](_page_16_Figure_1.jpeg)

![](_page_17_Figure_1.jpeg)

#### **Specification:**

Implementation:

![](_page_18_Figure_3.jpeg)

# **Definition of Equivalence**

Specification = Implementation
 => They have the same set of execution sequences of visible instructions.

Visible instructions are:
 Function call and return statements.

Two function calls are equivalent if the state of globals and the arguments are the same.

Two returns are equivalent if the state of the globals and the returned values are the same.

# **Our Approach**

Split program state space in two parts:
 control flow state, which is finite.
 ⇒ explored by traversing the CFGs.
 dataflow state, which may be infinite.
 ⇒ explored using Automated Theorem Prover.

### **Our Approach**

![](_page_21_Figure_1.jpeg)

**Invariant over the states of the two programs** 

	(l <sub>1</sub> , l <sub>2</sub> )	1 <sup>st</sup> Pass	2 <sup>nd</sup> Pass
	1. (a <sub>0</sub> , b <sub>0</sub> )	$p_s = p_i$	$p_s = p_i$
	2. (a <sub>2</sub> , b <sub>1</sub> )	$k_s = k_i$	$k_s = k_i \wedge sum_s = sum_i \wedge (k_s + 1) = t_i$
22 University of California, San Dieg	3. (a <sub>5</sub> , b <sub>3</sub> )	sum <sub>s</sub> = sum <sub>i</sub>	sum <sub>s</sub> = sum <sub>i</sub>

# **Translation Validation Algorithm**

### Two step approach.

- Generate Constraints: traverses the CFGs simultaneously and generates the constraints required for the visible instructions to be matched.
- Solve Constraints: solves the constraints using a fixpoint algorithm.
- □ For loops: iterate to a fixed point.
  - May not terminate in general.
  - However, for all the benchmarks of SPARK that we ran our algorithm terminates.

# **SPARK: Parallelizing HLS Framework**

![](_page_23_Figure_1.jpeg)

### Results

Benchmarks	No. of simulation relation entries	No. of calls to theorem prover	Time (secs)
1. incrementer	6	9	00.5
2. integer-sum	6	20	00.8
3. array-sum	6	24	00.8
4. diffeq	7	41	01.6
5. waka	11	79	02.6
6. pipelining	12	75	02.3
7. rotor	14	71	02.5
8. parker	26	281	05.2
9. s2r	27	570	26.7
10. findmin8	29	787	14.8

Modular: works on one procedure at a time. Practical: took on average 6 secs to run per procedure. Useful: found 2 previously unknown bugs in SPARK.

# **Bugs Found in SPARK**

### Array Copy Propagation

Code fragment							
Before scheduling	After scheduling (Buggy)	After scheduling (Correct)					
a[0] := b[1]; c := a[0];	a[0] := b[1]; c := b[0];	a[0] := b[1]; c := b[1];					
Code Read after Write dependency array index							
Motion Code fragment							
Before scheduling (Buggy)		After scheduling (Correct)					
ret[1] = blk[0] <<3; ret[0] := ret[1];	ret[0] := ret[1]; ret[1] := blk[0] <<3;	ret[1] := blk[0] <<3; ret[0] := ret[1];					

### Going Forward: Parameterized Equivalence Checking

![](_page_26_Figure_1.jpeg)

### **Parameterized Equivalence Checking (PEC)**

![](_page_27_Figure_1.jpeg)

# **Experiments and Results**

# Expressed and proved correct various

Transformations	Time (secs)	#ATP Calls
Copy propagation	1	3
Constant propagation	1	3
Common sub-expression elimination	1	3
Partial redundancy elimination	3	13
Loop invariant code hoisting	8	25
Conditional speculation	2	14
Speculation	3	12
Software pipelining	5	19
Loop unswitching	16	94
Loop unrolling	10	45
Loop peeling	6	40
Loop splitting	15	64

# **Takeaways**

- Verification advances at high-level are a precondition to success in HLS
- Moderate expectations: cf. SLS
- Modularity and composition are key to reducing the size of design/verification tasks.

# **Related Work**

### Translation Validation

- Sequential Programs [Pnueli et al. 98] [Necula 00] [Zuck et al. 05]
- CSP Programs [Kundu et al. 07]

### HLS Verification

- Scheduling Step
  - \* Correctness preserving transformation [Eveking 99]
  - ★ Symbolic Simulation [Ashar 99]
  - \* Formal assertions [Narasimhan 01]
  - Relational approaches for Equivalence of FSMDs [Kim 04, Karfa 06]