



SONICS®




EDP 2009 Panel: “Will We Miss The Bus?”


D. N. (Jay) Jayasimha

Sonics Inc.


www.sonicsinc.com



- Homogeneous Blocks
 - Address, data characteristics (width, endianness, ...) SAME
 - Same “ISA” or same protocol
- Shared Component
 - Physical: Saves wires and pins
 - Logical: Easy “global observation” broadcast based semantics for coherency, ordering
 - Control: Centralized bus arbitration
 - Simple
 - NOT scalable
- PASSIVE
 - “System View” provided by Bus Interface Unit
 - Routing: Trivial



Critical Question:
Should SoC architectures follow same path of bus evolution?




SoC Characteristics

- ~~Homogeneous~~ → HETEROGENEOUS IP Blocks!
 - ~~Address, data SAME~~
 - ~~Same "ISA" or same protocol~~
 - Address, data characteristics varies widely
 - Simple to complex reads, posted/non-posted writes
- Shared Component → Shared Component – IS A NON-ISSUE
 - ~~Physical: Saves wires and pins~~
 - Physical: PLENTY of WIRES (modulo P&R issues)
 - Logical: Easy - "global observation", broadcast based semantics for coherency, ordering
 - Logical: Coherence ease
 - Coherence – not there yet
 - For SoCs, snoop based coherence may not be answer
 - ~~Control: Centralized bus arbitration~~
 - Control: Components have none to simple flow control to complex arbitration – bus solution neither here nor there
 - "Simple"
 - NOT scalable
 - Need for scalability – 10s to 100s of IP Blocks
- ~~PASSIVE~~ → Need for interconnect to be ACTIVE
 - Bus i/f unit provides "System View"
 - ~~Routing: Trivial~~
 - Use (later reuse) of internal/external IP → core IP block retains "local" view
 - Interconnect provides "system" or "global" view


What is an ACTIVE Interconnect?

- Is the answer, then?




- BUT SoC architectures are composed of heterogeneous blocks - predesigned internal/external IPs with intent to reuse
- Ideally from a core IP's perspective:


“Local View” should be identical to “System or Global View”




- How do we make this happen?
 - Decouple communication and system services from core IP block and *transfer functionality to interconnect*
 - Passive → Active Interconnect
 - Separate IP block which can be verified separately, enhanced separately, ...
- IP#1 believes that it is just communicating with one slave!
 - Agent functionality at initiator and target makes this illusion happen by taking on all system services (node ids, address map, routing)
 - In addition provides other services – QoS, ...



- Enables platforms to be built incrementally
 - Core IPs view of system does not change - only interconnect IP needs to be enhanced




- Large number of heterogeneous blocks
 - Cluster of subsystems – each subsystem has its own active interconnect
 - Topology determined by needs of each subsystem
 - Some interconnects could be buses too!
 - Interconnects tied together through low overhead link(s)






Putting It All Together: The Sonics Way



• Will we miss the



• No and we shouldn't!

• Will we miss the



• Maybe and we should take care NOT to

- SoC Architectures demand new thinking
 - Eschew bus “state of mind”
 - Eschew passive interconnects
- Core IP blocks: Design external interface with **local**, point-to-point view using standard, configurable protocol
 - REUSE is mantra
- Interconnect block(s):
 - 1 or more - could have multiple topologies
 - Make them “active” enabling
 - System view and services to be part of interconnect
 - Simpler and incremental building of SoC platforms