

Max Out Your Multis (An Embedded Perspective)


Radhika Thekkath April 17, 2008

© 2008 MIPS Technologies, Inc. All rights reserved



Topics


- Sorting out the terminology: multi-threading and multi-cores
- Enabling embedded multi-cores
- Adding hardware multi-threading to an embedded processor core
- Maxing out your multis
- Summary



Multiprocessing—Before And Now

- Multiprocessing is old stuff
 - Remember the Sequent, the CM-2, the Exemplar, etc.?
- Are we re-inventing this stuff all over again?
- What are we re-inventing?
- Multi-processing in the embedded domain (as opposed to the desk-top world)
- Even this is not new: embedded systems have always required multiple processing units, host control, audio, video, comm., etc.
- Single-chip multi-cores: homogeneous core-1 and core-2, video, etc.
 - Audio and communication folded into core-1 and core-2

At the core of the user ex






- Embedded multiprocessor designs usually connected point to point or sometimes on a single bus structure
- Evolutionary path leading to...
- Coherent multi-cores

the core of the user experienc


- With these there is an immediate customer expectation of 2x or 4x performance gain
 - Comes with a substantial increase in die area and power
 - Cannot always get this type of performance increase, very dependent on:
 - target application and parallelism obtainable
 - Implementation design (competent or poor)



Embedded Multi-threading

At the core of the user experience

- Multi-threading: software and hardware perspectives
- A software multi-threading architecture can execute multiple threads on a single CPU with a single hardware context by context switching the single hardware resource
- Hardware multi-threading implements multiple hardware contexts (registers mostly)
- Trade-off of some extra hardware for efficiency
- * Focus on hardware-based multi-threading
- Gain in CPU efficiency and task throughput



Topics

At the core of the user experienc

Sorting out the terminology: multi-threading and multi-cores

Enabling embedded multi-cores

- Adding hardware multi-threading to an embedded processor core
- Maxing out your multis
- Summary


Making SoC-based Multi-cores Possible



Come-together time for a bunch of ideas and direction

- Shrinking process technologies
- System architectural innovation
- Micro-architectural and implementation techniques
- Adaption of software tools and methodologies for embedded multi-core implementations

© 2008 MIPS Technologies, Inc. All rights reserved







- Optimization of coherence protocols—not necessarily related to the embedded world, but can be useful in certain contexts, e.g., data delivery short-cuts may be possible in a single-chip implementation because of some assumptions about latencies
- Interrupt protocol and its interaction with the DMA engine and I/O block
- Tracing mechanisms that span system boundaries

© 2008 MIPS Technologies, Inc. All rights reserved



Micro-architectural and Implementation Techniques

Where did all the cycles go? Reducing the overhead of coherence protocols

• Tightening up the path through the core to the coherence manager block and back

Lock and sync implementation

 Traveling the same path as data, but for control purposes

Interrupt processing—optimizing for the embedded application

- Although major components may look similar, the requirements could be very different compared to the desktop system
- Take short-cuts in data delivery—sometimes take liberties with the coherence protocol


© 2008 MIPS Technologies, Inc. All rights reserved


Software Tools for Embedded Multi-cores




- Tools for trace and debug must be enhanced
- Operating systems must understand the existence of multiple execution units
- Tools that can guide users on existing parallelism in applications
- Tools that can parallelize applications
- Performance analysis tools
- Look at the software track of any popular symposium (Multi-core expo, ESC, etc.), and you will trip over dozens of companies with tools and software offerings


© 2008 MIPS Technologies, Inc. All rights reserved


















Why Multi-threaded Multi-cores?

At the core of the user experience.

Multi-threading and multiprocessing are complementary techniques

- Combination achieves pipeline and power efficiency with higher system performance levels—memory efficiency
- Efficiency for the doubled or quadrupled hardware leverage the multi-core hardware a step further
- Both use the same parallel programming model, so software transition is seamless

 $\ensuremath{\mathbb{C}}$ 2008 MIPS Technologies, Inc. All rights reserved



Summary



- Traditional multi-processing is here in the embedded, consumer world
- In the end, multi-threading and multi-core designs exist to make memory usage more efficient
- Combine them to get the power, efficiency, and performance boost

© 2008 MIPS Technologies, Inc. All rights reserved