MAGMA_®

Analysis is from Venus, Synthesis from Mars

Patrick Groeneveld Chief Architect, Magma Design Automation EDP 2007, Monterey

Summary

Focus on physical synthesis ASIC flow

 With given process technology, what can Physical Design Tools to handle DFM&Y?

Engineering principles

- Engineering a flow that improves Manufacturability and yield
 - CMP
 - OPC
 - CAA
 - SSTA

Recommendations



Analysis is from Venus, Synthesis from Mars

- Analyzes properties
- Many established models.
- Big and slow
- Highly accurate
- Each objective measurable
- Fully automatic
- Can't fix anything



- Synthesizes things
- Very few models/methods used.
- Leaner, Faster
- Very poor accuracy
- Difficult handle multiple objectives.
- Needs manual help
- Is the builder MAGMA.

The anatomy of a Physical Synthesis flow



DFM and Yield are important, BUT...

- Other objectives are relevant as well
- Area (cost)
 - Bigger area avoids most DFM issues!
- Timing performance
 - X-talk
- Correctness, Testability
- Design effort, complexity
- Power



The truth about Physical Design Automation



Synthesis Algorithms do only *one* thing well Cannot handle multiple objectives System is easily over-constrained

Algorithms must use *inaccurate models* of the physical reality

Algorithmic steps do things that could cause problems at later steps

> We often need to start over iterate to recover such errors



The ABC of a well-engineered IC design flow

A: Avoid

Detect specific problem patterns early, fix them

- Relies on prediction which
- does not have to be extremely accurate.

B: Build

Synthesize using an algorithm on a simplified model.

- Capture 1st order effect of problem as objective.
- Shoot in the ball park, and hope for the best.

C: Correct

Perform accurate analysis, detect remaining problems and fix any problems by local modifications (ECO).

- This is typically slow and it
- might not work.
- If its real bad, iterate back to step A or B

Guiding principles during Physical Synthesis

Stepwise refinement

- Use a number of build steps, each fixing an objective and adding detail
- Avoid Correction iteration like the plague
- Use *in*accurate analysis
 - Ballpark is enough, You're far off anyway
- Keep sign-off levels alive
 - Despite attacks





The tools of the "DFM trade"

Layout-level Analysis

- DRC (Design rule checker)
- CAA (Critical Area Analysis)
- LPC (Litho Shape Simulation)
- CMP (Thickness Simulation)
- SSTA (Statistical Timing)

Synthesis

- Pessimism and a
- Bunch of hacks around existing tools...





Avoidance (not patching) is key

Sign-off abstraction levels are needed to avoid costly iteration:

- Logic: gates + nets
- Physical: Standard cells + wires
- GDS2: transistor pattern + wire pattern

Cells = place to hide mask and DFM issues

- Must remain rock-solid building blocks
- This model was driver for Moore's law!

Wires = Interconnect mask

Use grid abstraction for wire that ensure 99.9999%

Problem 1: CMP variation (systematic yield loss)

• Problem:

 layout pattern density influences metal thickness, resulting in systematic wire resistance variations or failure.

• Desired:

- keep (local) mask density variation within limits
- Lower density = lower resistance

• Simulator:

CMP Thickness simulation tool





CMP variation: **Plans** of attack

- 1) Metal fill, encoded in layout "density rules"
 - Reduce effect on delay/timing by 'double spacing' wires





- 2) Manual floorplan updates
- 3) Use fill-friendly power supply mesh pattern
- 4) Force global router to spread wires even more
 - This will start to cost wire length and contacts
- 5) Back-annotate density effect on delay into timer

May 21, 2007 This could reduce pessimism in the delay calculator.



CMP variation synthesis: Score chart of methods

	How	The good	The bad
Fill insertion	Pre/post GDS2	Effective	Adds wire cap.
	step		Huge files
Global router	Costing global	Helps other	Not effective,
wire spreading	router	objectives	Longer wires
De-rate timer	Optimization	Reduces	Not effective
by CMP wire	based on	pessimism, so	Needs reliable
thickness.	congestion data	smaller gates	process data.



May 21, 2007 – Patrick Groeneveld - 14

Problem2: Wire Layout printability (systematic)

• The problem:

- What you see != what you get
- Failures, resistance variations.
- Depends on *pattern* in the local neighborhood

• Goal:

- Achieve printability without impairing density and routability too much.
- Simulator/sign off tools:
 - Pattern matching DRC
 - LPC simulator (SLOW!)







Wire layout printability: router foundation



• How to get printability rules in there?

 Local modifications of the grid graph can encode certain design rules, off grid elements



Workhorse: Dijkstra's algorithm on a grid graph



- The good: Guarantees to find shortest path, if it exists.
- The bad: Sequential: no guarantees for multiple nets
- Killer feature: Changing the edge weight can encode preferences.



Wire Layout printability: plan of attack

• 1: Pick proper grid spacing

This is the starting point

• 2: Pre-condition grid landscape

- Block likely hot spots
- Remove non-preferred direction edges
 - Creates lots of extra contacts

3: Cost the edges

Make edges around likely hot-spots expensive

• 4: Patterns during path search

- Disabling stacked via avoids island problem
- End-of-line rule compliance

5: Post-process routing patterns

• Rip-up-and-reroute, small modifications





Litho Hot Spot Optimizations

Fix method: LPC hot spot resolved by re-routing





LPC-based post processing

- Litho hot-spots detected using LPC
- Area blocked, and locally re-routed



Method is slow and has Limited strength



Printability of standard cells

- Cells can be designed manually, and checked extensively using LPC tools.
 - Cell in must be printable!
 - Must be rock-solid building block
- But Gate Length Depends on Cell neighbors



- Living with it: cell de-rating
 - 5-10% impact on timing
 - 10-15% impact on leakage power

Avoiding is much better:

- Avoid by design **patterns** on standard cells
- Certain detailed placement composability rules (conditional cell padding)



MAGMA

Layout synthesis for Printability: score card

		The good	The bad
Grid pre-	Hard	Effective	Lower
contioning	Avoidance		routability
No non-	Hard	Very effective	Routability,
preferred	Avoidance	fast	extra vias
Grid costing	Soft	Multiple	Not very
	avoidance	objectives	effective
Search	Conditional	Effective	Slows down
patterns	avoidance		router
Post	Correction/		Slow, no
processing	Patch-up		guarantee
Standard cell	Avoidance	Keeps	Pessimism,
design		abstraction	manual

Problem 3: Random layout yield loss

• The problem is simple:

 Random particles cause opens and shorts, resulting in yield loss

• Analysis tools:

 Predict (relative) yield using CAA that measures 'critical area'

• Synthesis mantra:

Its OK to slip a few of these!

Issues:

 Trade-off between various factors nebulous





CAA before





Combating random yield loss

- Redundancy at system level
- Minimize contacts
- Make contacts redundant
 - >80% without drawbacks
 - Most standard cell libraries are NOT redundant-via capable!!

Spread wires

- Global routing
- During Detailed routing
- Using postprocessor

Widen wires

Using postprocessor

Assumes small defects dominate





Wire Spreading/Widening postprocessing



May 21, 2007 – Patrick Groeneveld - 25



Avoiding Random yield loss: scorecard

	Method	The good	The bad
Via reduction	Router costing	ОК	Implies less spreading
Redundant	Post-process	Effective and	Last 10% are
vias		Cheap	hard
Spreading	Global router		Longer wires,
	costing		more vias
Spreading	Detailed		Routability
	router cost		
Spreading	Post	Cheap	Longer wires
	processing		
Widening	Post	Cheap	Forbidden
May 21. 2007 – Pallick Gluenevelu - 20	processing		pitch MAGMA

Other yield issues: parameter variation

• Predictable:

- Temperature,
- Voltage drop

• Random:

• OCV

• Attack plan:

- Reduce pessimism by back-annotating
- Fast Multi-corner-multimode optimization
- SSTA





Quartz SSTA Analysis report

Magma Design Automation - Version 2005.03.36.3037.	.ft - BlastFusion	
File Viewers Window Help Fix Time Fix Cell/MultiVDD Fix Clock Fix Hold	Fix Opt Global Fix Wire Fix Opt Final	Млдмл.
3 Console line	ux0827.magma-da.com:anardi:515	
<pre>mantle[9]:> report statistical timing summ MSG-10 While running 'report statistic</pre>	mary /work/basoc_top/basoc_top -noheader -number cal timing summary /work/basoc_top/basoc_top)': s for Monte-Carlo analysis al path fil Ering ials on col Enables designer s	40 -common 10
Cell count 62994 Node count 259523 Event count 555994 Endpoint count 29659	quickly find the m process sensitive p within a familia	ost aths
Average late slack -106 Mean late slack - 3sigma -173 Sigma 22.4 Parametric Yield 0.00 Path Summary start point end point mean -	- Nsigma mean slack sigma criticality delay	Chance of a path being the limiting path in a design.
<pre>#_iob17/en_out_reg/Q #0[17]:out #g0/ _ssp/Q[4] #oad_reg/D #_iob16/en_out_reg/Q #0[16]:out #_iob11/en_out_reg/Q #0[11]:out #_iob10/en_out_reg/Q #0[10]:out #_iob13/en_out_reg/Q #0[13]:out #d_iob8/en_out_reg/Q #10[8]:out #_iob14/en_out_reg/Q #0[14]:out # iob15/en out rea/0 #0[15]:out</pre>	-160 -72 29.4 15.8 2525 -202 -58 47.7 7.5 3765 -142 -55 29.2 7.1 2523 -141 -53 29.5 6.5 2524 -141 -53 29.1 6.0 2523 -141 -53 29.5 5.9 2524 -141 -53 29.1 6.0 2523 -141 -53 29.5 5.9 2524 -141 -53 29.1 5.3 2523 -141 -53 29.1 5.3 2523 -141 -53 29.1 5.3 2523 -142 -55 29.2 5.2 2523	The second secon



Summary

• DFM&Y is a design problem!

- No single point solution, but a combination of methods
- Delicate trade-off throughout flow:
 - Between avoidance and fix steps, and between other objectives

DFM without

analysis!

• Keep GDS2 sign-off levels alive in 45nm!

- Cannot afford loops that involve slow analysis
- Standard cells must remain rock-solid building blocks
- Wires layout patterns must be restricted

0-order DFM wisdom for synthesis tools:

- Bigger cells = better
- Lower density = better
- Keep it regular and uniform

Must be 99.99% correct-by-construction

May 21, 2007 - Patrick Green Decause iterative fixing is insecure and slow