


# EDA To The Rescue Of The Silicon Roadmap


Monterey, April 12<sup>th</sup>, 2007



**SYNOPSYS**<sup>®</sup>  
Predictable Success

# Agenda

- **Rushing Or Holding?**
- *Where Do We Stand?*
- *Design To The Rescue*






# The Era Of The Computer

*“Only” 2 Billions Customers in the “Western” Countries*




# The Era Of The Consumer

*More Than 6 Billions Customers All Over the World*



# What Has Happened In Between?

## *Households, Semiconductor Industry's #1 Customer*



# Nanometer Design

*3 Billions Customers Already Within Reach*




# Nanometer Design

**10% of Designs  $\Rightarrow$  35% of Wafers  $\Rightarrow$  60% of Resources**

## Design (Source: IBS)

*In 2006 9% of New Designs' Starts @ 90nm and Below*




© 2006 Synopsys, Inc. (2), Synopsys Confidential

SYNOPSYS  
Predictable Success

## Manufacturing (Source: VLSI Research)

*In 2006 35% of Wafers Out @ 90nm and Below*




© 2006 Synopsys, Inc. (4), Synopsys Confidential

SYNOPSYS  
Predictable Success

## Engineering Effort (Source: SNUG'06)

*In 2006 59% of Engineering Effort @ 90nm and Below*




© 2006 Synopsys, Inc. (11)

SYNOPSYS  
Predictable Success

## Revenue Requirements (Source: IBS)

*Rule of 10: IC Revenue Must Be  $\geq 10x$  Design Cost, and Product Revenue Must Be  $\geq 10x$  IC Revenue*



© 2006 Synopsys, Inc. (12)

SYNOPSYS  
Predictable Success



# Nanometer Design

*Few Products Qualify, Volume and Cost Rule*



# The Economy Of Scale

## *45nm Technology, 300mm Manufacturing*

**Process Technology R&D** ~800 M\$/Year

**Pilot Line** 1-2 B\$

**Wafer Fab** 3 B\$

**Design** 20-50 M\$

**Masks' Set (35-40 Masks)** Up To 9 M\$


**Cost Of Test (SOC) Per Transistor** Constant

# Very Few Can Afford The Cost!

**Minimum Revenue 8.3B\$ @ 65 Nanometers in 2004 & 17% 2005-2007 CAGR Required, Just to Stay Afloat**


2004 Rank	2005 Rank	Company	Revenue	2004 Revenue	Percent Change	Percent of Total	Cumulative Percentage
1	1	Intel	\$35,466	\$31,396	13.0%	15.0%	15.0%
2	2	Samsung Electronics	\$17,210	\$15,759	9.2%	7.3%	22.2%
3	3	Texas Instruments X	\$10,745	\$10,225	5.1%	4.5%	26.7%
7	4	Toshiba	\$9,077	\$8,752	3.7%	3.8%	30.6%
6	5	STMicroelectronics X	\$8,881	\$8,760	1.4%	3.7%	34.3%
4	6	Infineon Technologies X	\$8,297	\$9,180	-9.6%	3.5%	37.8%
5	7	Renesas Technology	\$8,266	\$9,000	-8.2%	3.5%	41.3%
8	8	NEC Electronics	\$5,710	\$6,503	-12.2%	2.4%	43.7%
9	9	NXP Semiconductors X	\$5,646	\$5,692	-0.8%	2.4%	46.1%
10	10	Freescale Semiconductor X	\$5,598	\$5,519	1.4%	2.4%	48.5%
14	11	Hynix	\$5,560	\$4,606	20.7%	2.3%	50.8%
13	12	Micron Technology	\$4,775	\$4,649	2.7%	2.0%	52.8%
15	13	Sony	\$4,574	\$4,299	6.4%	1.9%	54.7%
12	14	Matsushita Electric	\$4,131	\$4,669	-11.5%	1.7%	56.5%
11	15	Advanced Micro Devices (AMD)	\$3,917	\$5,108	-23.3%	1.7%	58.1%
17	16	Qualcomm	\$3,457	\$3,211	7.7%	1.5%	59.6%
16	17	Sharp Electronics	\$3,266	\$3,488	-6.4%	1.4%	61.0%
18	18	Rohm	\$2,909	\$2,849	2.1%	1.2%	62.2%
20	19	IBM Microelectronics	\$2,792	\$2,503	11.5%	1.2%	63.4%
22	20	Broadcom	\$2,671	\$2,400	11.3%	1.1%	64.5%
Other Companies			\$84,191	\$80,241	4.9%	35.5%	100.0%
<b>Total Revenue</b>			<b>\$237,139</b>	<b>\$228,809</b>	<b>3.6%</b>	<b>100.0%</b>	

# Technology Alliances And Lone Stars @ 45nm and Below and their Share of the 2005 Semiconductor Market (237 B\$)




# Manufacturing Clubs

*300mm vs. 200mm and their Share of the 2005 Semiconductor Market (4.3 km<sup>2</sup> of Wafers Area)*




# Agenda

- Rushing Or Holding?
- **Where Do We Stand?**
- Design To The Rescue



# Nanometer Design

*Molecules (& Atoms) Make The Difference*




# Dr. Gordon E. Moore's Law

*Integration's Capacity Doubles Every Year*


$$\sqrt{0.5} = \sim 0.7$$

## *The Scaling Factor*


*"The complexity for minimum component costs has increased at a rate of roughly a factor of two per year ... Certainly over the short term this rate can be expected to continue, if not to increase. Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years." Gordon E. Moore, Electronic Magazine, April 19<sup>th</sup>, 1965*





# Semiconductor Industry Cycle

*Technology Advances, Market Grows*



# The Signs of Crisis Are Visible Already

## *Voltage Is Breaking the Rules of Scaling*

Source: ITRS 2005

	90nm	65nm	45nm
Device Length (nm) ↓	1x	0.7x	0.5x
Delay (ps) ↓	1x	0.7x	0.5x
Frequency (GHz) ↑	1x	1.43x	2x
Integration Capacity (BTx) ↑	1x	2x	4x
Capacitance (fF) ↓	1x	0.7x	0.5x
<b>Die Size (mm<sup>2</sup>) ⇒</b>	<b>1x</b>	<b>1x</b>	<b>1x</b>
<b>Voltage (V) ⇩</b>	<b>1x</b>	<b>0.85x</b>	<b>0.75x</b>
<b>Dynamic Power (W) ⇩</b>	<b>1x</b>	<b>&gt; 0.7x</b>	<b>&gt; 0.5x</b>
Manufacturing (microcents/Tx) ↓	1x	0.35x	0.12x

# The [not so] Hidden Costs of Scaling


## *New Materials [and Devices] Are Badly Needed*

Source: ITRS 2005

	90nm	65nm	45nm
$V_{TH}$ (V) ↘	1x	.85x	.75x
$I_{OFF}$ (nA/um) ↑↑	1x	~3x	~9x
Dynamic Power Density (W/cm <sup>2</sup> ) ↑	1x	1.43x	2x
Leakage Power Density (W/cm <sup>2</sup> ) ↑↑	1x	~2.5x	~6.5x
Power Density (W/cm <sup>2</sup> ) ↑	1x	~2x	~4x
Cu Resistance (Ω) ↑	1x	2x	4x
Interconnect RC Delay (ps) ↑	1x	~2x	~5x
Packaging (cents/pin) ↘	1x	0.86x	0.73x
Test (nanocents/Tx) ⇔	1x	1x	1x

# Semiconductor Industry Stalemate

*Technology (CMOS) Shrinks, Doesn't Advance*



# Quasi-Atomic-Level Interconnect


*Main Contributor to both Timing and Dynamic Power*



Source: ITRS 2005	90nm	65nm	45nm
ASIC (Gates/mm <sup>2</sup> )	500K	1M	2M
Total Interconnect (Mx + 5 My) (m/cm <sup>2</sup> )	1km	1.4km	2.2km
Interconnect RC Delay (My) (ps/mm)	355ps	682ps	1.8ns
$\tau$ = RC Delay (My) (um)	60um	38um	20um
Interconnect Aspect Ratio (Cu Wire/Via)	1.7 – 1.5	1.8 – 1.6	1.8 – 1.6
On-Chip Frequency (Hertz)	4.2GHz	9.3GHz	15.1GHz
Wavelength (mm)	71mm	32mm	20mm

# Atomic-Level Lithography

*Main Contributor to both Leakage Power & Variability*




Source: ITRS 2005

	90nm	65nm	45nm
ASIC (Gates/mm <sup>2</sup> )	500K	1M	2M
T <sub>ox</sub> (# of SiO <sub>2</sub> Molecules)	4 - 5	3 - 4	2 - 3
V <sub>DD</sub> Variability (%)	10%	10%	10%
V <sub>TH</sub> Variability (%)	20%	30%	40%
Performance (Timing) Variability (%)	40%	45%	50%
Power Variability (%)	50%	55%	60%


# Agenda

- *Rushing Or Holding?*
- *Where Do We Stand?*
- **Design To The Rescue**



# 70 Mbit SRAM Chip

- >0.5 billion transistors
- $0.57 \mu\text{m}^2$  cell size
- $110 \text{ mm}^2$  chip size
- 3.4 GHz operation
- Uses all process features needed for 65 nm CPUs




**Challenging SRAM test vehicle used to demonstrate  
65 nm performance, yield, and reliability**



# 50 Mbit SRAM Chip


- Fully functional 50 Mbit SRAM
- >0.35 billion transistors
- 0.68  $\mu\text{m}^2$  cell size
- Ultra-low leakage power



**Challenging SRAM test vehicle used to demonstrate P1265 performance, leakage power, yield, and reliability**


# 65 Nanometers, Ultra-Low Power...

*It's Actually 130nm ( $T_{ox}$ ) 90nm ( $L_{gate}$ ) High Performance*




# Nanometer Design

*The Most Obvious Solutions  
Aren't Necessarily the Right Ones*



# Design (& EDA!) To The Rescue

*When Silicon Technology Can't Help*



# Nanometer Low Power

*Transistor Size?... Power Supply?... EDA!*

1980's	CMOS	<del>Transistor Scaling</del>
1990's		<del>Voltage Scaling</del>
2000's		Design for Low Power

- **Multi- $V_{DD}$  & Multi- $V_{TH}$**
- **Adaptive Voltage & Frequency Scaling**
- **Adaptive Body Bias**


# Nanometer Design For Low Power

## *All the Right Ingredients*

	Constant Throughput/Latency		Variable Throughput/Latency
	Design Time	Non-Active Modules	
			Run Time
Dynamic & Short Circuit	Logic Re-Structuring, <b>2.5X</b> Logic Sizing Reduced $V_{DD}$ Multi- $V_{DD}$	<b>2X</b> Clock Gating	
Leakage	<b>2X-10X</b> Stack Effect Multi- $V_{TH}$	<b>10X-1000X</b> Sleep Transistors Multi- $V_{DD}$ Variable $V_{TH}$	
			<b>2X-10X</b> Dynamic or Adapting Frequency & Voltage Scaling

# Design For Low Power Helps!



*Variable  $V_{TH}$  (Adaptive Body Bias)*



**100% Performance Yield, 97% Highest Frequency Bin**

# Design For Low Power Helps!

## *Adaptive Voltage Scaling & ABB*



**2X Performance Variability Reduction**



# Nanometer Yield (Lithography)

*Correctness?... Accuracy?... EDA!*

1980's	CMOS	<del>DRG/LVS</del>
1990's		<del>OPG/PSM</del>
2000's		Design for Manufacturing & Yield

- **Timing-Driven Wires Spreading & Vias Optimization**
- **Timing-Driven Metal Fill**
- **Lithography Compliant Routing**

# Nanometer Yield (Lithography)


*All the Right Ingredients*

	Functional	Parametric	
	Manufacturing Time		Run Time
Random	Pattern Wire Spreading Holes Spreading	Random Wire Spreading	
Systematic	Diodes Insertion Vias Antenna Effect Optimization Printability OPC-Aware Routing Vias Etching LCC/OPC/PSM	Via Optimization Metal Fill Gaussian Slack	RNAN RNAN Reliability Analysis

**Higher Yield**

# Design For Manufacturing/Yield Helps!


## *Timing Driven Wires Spreading*



**4% Better Yield: Uniformity Reduces Variability**

# Design For Manufacturing/Yield Helps!

## *Timing Driven Metal Fill*



**Cu Dishing < 40Å: Uniformity Reduces Variability**

# Nanometer Yield (Test)

*Correctness?... Completeness?... EDA!*

1980's	CMOS	<del>ATE</del>
1990's		<del>DFT &amp; ATPG</del>
2000's		Design for Test

- **Test Compression**
- **At-Speed Test**
- **Yield Diagnostic**


# Nanometer Yield (Test)

*All the Right Ingredients*

	Catastrophic	Parametric
	Composite Current Source (CCS) Models Delay & Transition Faults Models	
Static	Stuck-At Test Hard Op Bus/ Shorts DDQ	Path/Transition Delay Test, Timing Bugs At-Speed Test Resistive Opens/Shorts IDDQ, Burn-In Implant Defects VLV Test
Dynamic	$\alpha$ Particles	V <sub>DD</sub> Temperature Yield Analysis Noise, SI Yield Diagnostics Hot Electrons, EM, NBTI


# Design For Test Helps!

25k Wafer per Month, 625 Gross per wafer, €1000 Processed Wafer, €2.5 Package & Test, €5 ASP



# Design For Test Helps!

## *Adaptive Scan Compression*



**From 50M To 4M Vectors, From 15¢ To 3¢ Per Unit**



# Nanometer Uncertainty & Variability

*Margins?... More Margins?... EDA!*

1980's	CMOS	<del>Worst Case</del>
1990's		<del>Multi-Corners</del>
2000's		Design for Variability

- **Current Source Models**
- **Statistical Extraction & Timing Analysis**


# Nanometer Uncertainty & Variability

## *All the Right Ingredients*

	Process	Design
	Composite Current Source (CCS) Models	
Static Variations	LCC, OPC, PSM Wires Spreading, Vias Optimization & Metal Fill	CCS, Gaussian Slack Statistical Extraction & STA
Dynamic Variations	Adaptive Body Bias Wires Spreading, Vias Optimization	Adaptive Body Bias & Voltage Scaling SI, Power & Thermal Analysis

# Design For Variability Helps!

## *Composite Current Source (CCS) Models*




**CCS Is 2.5X More Accurate Than NLDM**

# Design For Variability Helps!

## *Statistical Extraction & STA*

Path slack improvement (3,000 paths) at worst corner



**SYNOPSYS®**

**Predictable Success**