

# SoCs for Portable Video Applications: Architecture level Considerations


Mahesh Mehendale  
[m-mehendale@ti.com](mailto:m-mehendale@ti.com)

EDP 2007

# Agenda

- u Video processing requirements of portable entertainment applications
- u Characterizing “variability” in digital video processing
- u Low power design techniques and their applicability in the context of Digital Video Sub-system and the SoC
- u EDA challenges and Opportunities


# Video Processing Chain



# Personal Video Entertainment


- u Portable Video Recorder
- u Portable TV (DVB-T, DVB-H)
- u Portable Media Player
- u Digital Camcorder
- u Portable Navigation
- u Video phone
- u Web terminal

# Portable Media Player – video interfaces




# Customer care-about

- u Multi-standard, multi-format video processing




- u Cost
- u Power/Energy

# Video formats




# DV Engine Solution Space






# H.264 Encoder




# H.264 Decoder




# Driving Area Efficiency

- u Leverage Decoder ó Encoder functionality overlap
- u Programmable HWAs for similar compute functions but with different parameters (such as number of taps), and/or different coefficients
  - n DCT/IDCT, 8X8 vs 4x4
  - n Quantization, scaling
  - n Variable length coding
  - n Interpolation (half pixel, quarter pixel)
  - n Filtering
- u Hardware-Software partition to meet the desired performance and programmability requirements with minimal area

# Data driven variability in Decoding



# Low Power Design – across all levels



# Component level support

<b>Technology</b>	<b>Silicon IP</b>
<i>Retention SRAM and logic</i>	<b>Description</b> SRAM and logic retention cells support dynamic power switching without state loss, lowering voltage and reducing leakage.
<i>Dual-threshold voltages</i>	Higher threshold for lower leakage and lower threshold for higher performance.
<i>Power management cell library</i>	Switching, isolation and level shifters support multiple domains in SOC implementations.
<i>Process and temperature sensor</i>	Adapts voltage dynamically in response to silicon processes and temperature variations.
<i>Design flow support</i>	Complete, nonintrusive support for easily integrating SmartReflex technologies.

# SoC level Power Management Strategies

<b>Technology</b>	<b>SOC architectural and design technologies</b>
<i>Adaptive Voltage Scaling (AVS)</i>	<b>Description</b> Maintains high performance while minimizing voltage based on silicon process and temperature.
<i>Dynamic Power Switching (DPS)</i>	Dynamically switches between power modes based on system activity to reduce leakage power.
<i>Dynamic Voltage and Frequency Scaling (DVFS)</i>	Dynamically adjusts voltage and frequency to adapt to the performance required.
<i>Multiple Domains (Voltage/Power/Clock)</i>	Enables distinct physical domains for granular power/performance management by software.
<i>Static Leakage Management (SLM)</i>	Maintains lowest static power mode compatible with required system responsiveness to reduce leakage power.

# Power optimal MHz-Vcc Operating Point

- u Lower Vcc helps both dynamic and leakage power
- u If Vcc is lowered while keeping MHz same – can result in area increase – impacting cost and negating any power gain
- u At architecture level – MHz/Vcc for a given technology drives the degree of parallelism and pipelining
- u The choice of target format for power optimization impacts area efficiency – for example, an implementation which gives lowest power for 720P resolution is likely to be different (higher area) than the implementation which gives lowest power for D1



## Power Reduction - at Application/Video stream level

- u If it's decode function – turn off (clock gate/power down) encode functionality (e.g. Motion Estimation)
- u For the standard and the profile to be processed, turn off hardware supporting all other standards and profiles (e.g. if MPEG4, turn off CABAC engine in entropy decoder)
- u Dynamic frequency and voltage scaling – set the DV engine frequency and voltage operating points – depending on the resolution being supported – D1 at 30fps requires ~2.66 times lesser compute than 720P at 30fps.


# Power Reduction @ Frame level

- u Turn off un-used hardware depending on I vs P vs B frame
- u Turn off un-used hardware depending on Interlaced vs Progressive content

## Power Reduction @ MB Level

- u Turn off individual hardware accelerators as soon as the computation for the current Macro-block is done (due to variability, the pipeline cannot be fully balanced)
- u During motion-compensation the compute requirements vary depending on 1 motion vector vs 4 motion vectors per macro block, they also vary depending on motion vector resolution in terms of pixel vs half pixel vs quarter pixel.
- u Turn off deblocking filter, if boundary strength is 0 or there is significant change (gradient) across block boundary in the original image.

# Dynamic vs Leakage Power Scaling with Resolution



# Power Reduction for CIF

- u Compute requirements significantly lower, voltage scaling is limited by  $V_{cc-min}$ .
- u Running the engine at lower frequency without lowering the voltage – does not help save energy
- u Multiple approaches:
  1. Significant cycle overhead in completely switching off the engine and switching it back on – does not help at macro-block level, marginal gain at frame level, but done over a group of frames can give power reduction
  2. Power down the engine but save the state using retention flops and putting memories in the retention mode – area overhead
  3. Design the engine as a “bit slice” and switch off one half while processing CIF – has software implications.

# DVFS – applicability at SoC level?

- u Audio does not scale with resolution
- u Any system function which demands real-time response in a narrow time window
- u Modules in the video output processing chain which are tied to the resolution of the display device as against resolution of the video being processed
- ∅ Implies multiple voltage domains- can have system level cost implications from PMU standpoint

# Managing data bandwidth

- u Increasing resolution – implies scaling the IO bandwidth accordingly – but may not be feasible, practical – DDR speed limitations, SDRAM limitation, power, area impact etc.
  
- u Need architecture level solution to address this bottleneck
  - n On-chip buffers
  - n On the fly computation
  - n Improving efficiency of 2D transfers
  - n SDRAM data organization
  - n Algorithmic solutions?
  
- u At lower resolution, can minimize SDRAM power by powering down unused banks

# EDA Challenges and Opportunities

- u System level power estimation/modelling
- u Power management – synthesis and verification
- u Physical design challenges
  - n Automated clock gating
  - n Physical design aware low power synthesis
  - n Multi-Vt optimization
  - n Timing closure at multiple corners (with DVFS – need to sweep Vmin and Vmax range)
- u Building a configurable IP generator – supporting both run-time as well as compile-time scalability (e.g. building a MPEG4 Decode only engine optimized for power and area, with no software change)



# Summary

- u Portable video entertainment market needs a multi-format, multi-standard digital video engine with HD capability at low cost and low power
- u Highlighted the “variability” in the digital video processing needs including data driven variability
- u Discussed the entire spectrum of power management techniques and its applicability to the power minimization of the DV engine
- u Highlighted a few system level considerations and their architectural implications
- u Finally, presented EDA challenges and opportunity

THANK YOU