

























Para	ametr	ic cor	es	SUTECNICO
> Para	ameter	s and va	lues properties	3
			PARAM	IETERS
			Explorable	Non-explorable
	Fixed	Module	Х	Х
	Fixed	Top-level	Х	Х
VALUE	Variable	Module	Х	
	Vallable	Top-level	Х	
				14

Parametric cores



> Parameters and values properties

			PARAM	IETERS
			Explorable	Non-explorable
		Module	Х	Х
	FIXEO	Top-level	Х	Х
VALUE	.,	Module	Х	
	variable	Top-level	Х	
				15





Experir	mental r	esults		POLITECNIC
 Paramet Area and 	ers: <i>n</i> is fixed d time figures	d at 8 and <i>m</i> s of each mo	at 3 dule are cor	nsidered
For sequence of the sequenc	iential modul ed:	es throughp	ut and laten	cy are also
compu – The CC – The CC cycle a	te the data ORDIC pipeline after an initial la	ed architecture tency of 9 cycle	provide a resu	It every clock
- The CC compu - The CC cycle a	te the data ORDIC pipeline after an initial la	ed architecture tency of 9 cycle k (mils)	provide a resu es Virtex-II	It every clock
 The CC computed c	After an initial la LSI_10 Optimiz	ed architecture tency of 9 cycle k (mils) ation for	provide a resu es Virtex-II Optimiz	It every clock Pro (LUT) ation for
- The Compu - The Co cycle a	Area	ed architecture tency of 9 cycle (k (mils) ation for Time	provide a resu es Virtex-II Optimiz Area	It every clock Pro (LUT) ation for Time
 The CC computed on the CC computed on the CC cycle and the CC	Area	ed architecture tency of 9 cycle k (mils) ation for Time 273	provide a resu es Virtex-II Optimiz 9	It every clock Pro (LUT) ation for Time 9
 The CC computed on the computed o	Area Area 81 6992 6992	ed architecture tency of 9 cycle (mils) ation for 273 7164	provide a resu es Virtex-II Optimiz 9 179	It every clock Pro (LUT) ation for 9 184
 The CC computed on the CC computed on the CC cycle and cycle an	Area 81 6992 1565	ed architecture tency of 9 cycle (mils) ation for 7164 1632	provide a resu es Virtex-II Optimiz Area 9 179 107	It every clock Pro (LUT) ation for 9 184 116

Experimenta	erimental results		
Three different types Area optimization 	of constraints:		
Module	FPGA Tech.	Asic Tech.	
Adder	Adder-RC	Adder-RC	
Sine Comp.	Cordic-it	LUT	
Shifter	Shifter-log	Shifter-log	
 Area/timing tradeo 	off		
Module	FPGA and A	sic Tech.	
Adder	Adder	RC	
Sine Comp.	LUT	Г	
Shifter	Shifter-log		
 Timing optimization 	on		
Module	Max Throughput	Min delay	
Adder	Adder-CLA	Adder-CLA	
Sine Comp.	Cordic-pl	LUT	
Shifter	Shifter-log	Shifter-log	

