Layout Printability Verification and Physical Design Regularity: Roadmap Enablers for the next decade

Luigi Capodieci, Ph.D.





•A brief history of DFM

- •Yield and Design Rules at 45, 32 and 22 nm
- •Design For Manufacturing (DFM) -Layout Printability Verification (across PW)
- •Holistic Design Rules Selection/Optimization
- •Towards Design Layout Regularity
- •Layout Analysis by Pattern Matching
- •Conclusions: enabling 45 nm and below

A Brief (Evolutionary) History of DFM [I]

•Traditional Design Rules

Set of **geometrical constraints**, necessary to guarantee yield, defined over polygonal shapes and edges in the layout



A Brief (Evolutionary) History of DFM [II]

- Rule-Based Optical Proximity Correction
 - Tables of "corrections" (edge movements, polygon addition and subtraction) to pre-compensate for fabrication effects and distortions, functions of (DISTANCE and SIZE)



Although NOT coded in the Design Rule Manual RB-OPC is conceptually analogous to Design Rules and also implemented using **same** DRC engines

180 nm, 130 nm, ...

A Brief (Evolutionary) History of DFM [III] **AMD**

Model-Based Optical Proximity Correction



- Edge Fragmentation/Segmentation (2) - Iteratively:
 - (3) Local Process Simulation
 - (4) Edge Movement (Correction)
 - (5) Evaluate Edge Placement Error(s)

Both Model Based And Rule-Based (geometrical) Checks



ENABLER: Layout Printability Verification

130 nm, **90 nm**, 65 nm ...

(DR) + RET + (RB-OPC) + (MB-OPC) + [?] **AMD**



Yield vs. Design Rules at 45, 32 and 22 nm **AMD**



Yield vs. Design Rules at 45, 32 and 22 nm **AMD**



Design-Rules Compliance does NOT guarantee Yield due to: Non-Linearity Effects Induced by Sub-Wavelength Fabrication. Furthermore OPC cannot fix all Yield Limiters configurations







DFM Optimization of Design Rules [II]

	•	•	•	*	•	•																
555-555	800-808	50-505	888-863	800-803				555-656	500-959	822-989	803-989	823-989	823-989	870-980	200-000	200-000	880-983	888-983	880-635	889-535	680-638	200-620
		— I						—	- I	I									I —	 _		—
52-620-672	120-000-002		NO-000-000	100-000-000				200-070-000	800-670-680		100-000-000	100-000-000		aro-040-040	100-000-000	100-000-000	547-640-674	EXT-040-024			-	500-000-000
828-828	828-828	100-100	800-803	800-803	828-823	828-823	828-82	809-660	800-000	803-060	803-090	823-280	823-960	6920-0980	530-580	590-090	010-013	000-000	000-000	000-000	010-033	200-830
							I		_		- I	- 1							I			
																		8 8 8 8 8 8				
100-000-000 100-000		100-000-000 100-000	100-000-000 100-000	100-000-000 100-003	100-00-00 100-00	820-02			100-002-000 100-000	300-000-000	80-00-00	823-925	100-000-000 100-000	000-000	100-000-000 COD-000	100-000-000 100-000	000-000-000 000-000	000-000-000 000-000	80-00-00	000-000-000 000-000	 220-021_70	000-000-000 000-000
											I —											
100-000-000	1775-1770-1772	222-222-222						100-007-008			100-000-000	20-00-00	100-000	AND AND	1072-000-003		200-000-020	200-000-021	F40-00-00	200-00-000	000-000-000	
						000000					NT						n h		n z			
							 \−					G -L		5 - U		PHY		\mathbf{D}	20	ļ 🖵 🤇		
552-550-553			NA-989-97		500-900-000					100-CED-CED	100-00-000	100-500-500	100-000-000	ato-040-040	100-000-000	1070-000-000		500-000-000	500-500-650	500-000-000	000-003-000	
252-252	999-999		989-989	989-989	000-000	999-929	1000 100	999-699	959-595	972-898	002-000	822-898	822-898	555-555	595-595	525-595	898-893	898-893	888-833	820-823	898-899	895-853
		I I					\	-				I	_ _ _								/	-
220-220	222-222	20-20	222-222	202-202	222-222	999-525	100-000	20-02	200-020	1072-010	202-020	872-888	000-000	200-000	525-525	500-500	200-200	222-223	555-525	BB-53	828-528	222-522
0. Xan		I										I										_
100-000-000 000-000	100-000-000	870-970-970 970-970	970-970-070 970-972	100-00-00 900-000	200-000-000 200-000	200-000-000 200-000	100-00-000 100-000	200-000-000 200-000	200-000-000 200-000	100-000-000 1000-000	SEP-Tex-	100-520-520 100-520-520	100-500-000	202-000-005 520-000		100-000-000	CMD-CM2	500-500 500-603	500-500-800 500-500	200-000-000 200-000	100-00-000 000-000	200-000-000
100-000-000 070-070	00-00-00	E2-220-200	000-000-000	100-00-00	CO-00-00	00-00-00	00-00-00	20-00-00	010-000-000		20-20-028	20-22-20	50-20-60		913-193-193	203-020-020	20-020-02	20-00-02	200-000-000	20-00-00	100-000-000	100-100-010
100-000-000	00-00-00	102-002-001	00-00-00	CC-CC-CC	CO-00-00	00-00-00	80-90-90	88-50-88	88-50-58	808-000-000	88-300-000		50-00-00	903-000-000	903-000-000	FO-00-03	20-00-09	20.00.00	20.00.00	DE-00-00	100-000-000	
250-050	929-929	250-050	999-999	959-655	959-655	259-625	229-525	253-525	25-625	923-632	222-525	523-635	223-625	525-655	535-555	520-550	825-623	525-623	525-623	520-622	555-655	555-653
803-080-083	873-080-0723	820-080-032	550-080-098	540-040-000	540-040-000	000-003-009	000-003-009	040-033-009	040-055-009	000-020-000	000-000-000	000-000-000	000-000-000	003-000-003	000-000-000	1555-000-025	5750-6870-677	5751-020-027	570-970-990	ETE-909-090	808-903-090	808-803-888
220-220	220-220	220-220	220-223	220-222	220-023	220-623	229-622	220-522	220-628	223-022	222-022	822-688	822-020	220-020	540-540	220-020	000-000	520-623	000-020	000-022	000-020	550-674
975-895-893 975-975	100-000	970-898-892 970-970	200-000-000 200-000	200-898-899 200-995	525-825-895 250-635	000-003-000 000-020	805-853-050 950-625	805-833-080 980-638	800-833-989 980-638	800-070-080 970-080	805-070-080 970-885	825-032-035 225-625	828-090-090 829-628	523-090-092 523-090	523-250-253 528-528	523-090-070 520-020	000-000-000 000-000	000-000-000 000-000	000-000-000 000-000	000-000-000	880-873-888 888-672	000-000-000 000-000
		8	8	8	н	8					·			3			8	•	8			
		\frown				D -		100						L L								
80-00-003	822-02	SIN	nu	Iar	ea	24	ara	me	err		50	ace	- 0		JK -	+K		+(JP(989-989-988	980-980-898

DFM Fundamental Building Block



Layout Printability Verification





Lithography-Driven Layout Verification and Optimization







Single-Layer

Multi-Layer

"Layout Verification and Optimization Based on Flexible Design Rules" J. Yang, L. Capodieci [6156-09] – **Thursday at 2:10 PM**

DFM **Design Analysis** Application **AMD**



Design refers to Physical Layout and also Circuit

Advanced DFM Application: Modeling of **Non-Rectangular** Transistors



Design Layout Regularization ("manual")



Layout Re-Design Trend (65nm to 45 nm)



Courtesy: Lars Liebmann (IBM)

Gate Pitch Classification in Microprocessor Logic





Data Source: Kevin Lucas (Motorola/Freescale)

Regular Layouts and Piecewise Patterning **AMD**



Regular Layouts are needed (enable) piecewise patterning (e.g. dual-mask)



Manufacturability Constraint: Layer to Layer Alignment

Regularity in Integrated Devices





Regular Circuit Fabrics: Generic, Fixed-Size Configurable Bricks



V. Kheterpal, V. Rovner, T.G. Hersan, D. Motiani, Y. Takegawa, A.J. Strojwas, L. Pileggi "Design Methodology for IC Manufacturability Based on Regular Logic-Bricks" Proceedings of the ACM/IEEE DAC, June 2005

2D Image-Based Design Rule Checks



Layout Analysis by Pattern Matching **AMD**



- 2D (ultra-fast) Image-Based Pattern-Matching capability has been demonstrated, for full-chip layouts
- (X,Y) Locations of Polygonal Clips (images) can be identified
- Image-based pattern-matching allows for fuzzy-matching
- Approach can be extended to SEM images

Layout Analysis by Patterns Matching [I] **AMD**



Layout Analysis by Patterns Matching [II] **AMD**



Identifying Non-Regularities in Layouts



28

- For the past 10 years constant "evolution" of RET and OPC has remedied lack of "intelligent (layout) designs"
- Lithography-Driven Design For Manufacturing (Layout Printability Verification) is now a well established practice at 65 nm
- Continuing DFM evolution drives towards more and more Regular Layouts (concept adopted also at Circuit Design Level)
- 2D DRC Flows have been demonstrated to identify potential Yield Detractors early in the Design-to-Fabrication Cycle
- Independently of choice of next-generation patterning solutions (lithographic and/or non-lithographic) DFM methodologies (i.e. integrated approach to patterning) will enable and support roadmap at 45, 32 and 22 nm nodes



- Yi Zou, Vito Dai, Cyrus Tabery, Huda Saeed, Kishan Shah
- Norma Rodriguez, Jie Yang, Wojtek Poppe, Ethan Cohen, Mark Craig
- Christopher Spence, Christopher Lyons, Marc Staples, Mike Exterkamp, Bhanwar Singh, Todd Lukanc, Sarah McGowan
- All APD-Lithography and SDC engineers, all FAB30 and FAB36
- ... and many others. Thank you all !!!