

**IBM Research** 

# Future Design Systems for Large Chips

John Darringer IBM T J Watson Research Center

© 2005 IBM Corporation

_			
			the second se
	-	_	STATISTICS.
_		_	

# Outline

#### Trends

- Business
- Technology
- System
- Impact on Design Systems
- Summary



# **Business Trends**

Information technology business is growing again

#### Companies re-engineering their business

- Pervasive networking
- Ubiquitous sensors
- Affordable computation
- Open standards
- Innovative solutions provide completive advantage

_			the second se
		_	The second second second
	_	_	
	_	_	
		_	

# Growing Demands on System Designer

#### Exploit


- Increasing parallelism
- Low latency communication
- Accelerators for critical tasks

#### Offer

- Scalable systems for growth
- Reliable services and storage
- Affordable cost of ownership

	-		
	_		
	_	and the second second	
		and the second	
	_		


#### Innovative Architecture Example 1 – Cell Processor



# IBM, Sony and Toshiba partnership 64-bit Power Architecture<sup>™</sup> (PPE) 8 Synergistic Processor Elements (SPE)

_	
-	

#### Innovative Architecture Example 2 – Blue Gene/L






#### System Design Becoming More Complex

- Complex tradeoffs power, performance, interconnect
- Evolving and future workloads
- New software architectures
- Done by a few experienced experts
- Tools are spreadsheets and custom models

	_	<u> </u>	
_	_	_	
_			


#### Need to Extend DA to System Design Craft



 Spreadsheets Technology Models Energy, power, temperature Area, yield Package Performance Models Core Cache Accelerator Bus Memory hierarchy I/O network Workload Traces Each with unique input and outputs



#### **Growing Technology Challenges**




S. B. Barris	<b>DIR</b>			
IBM		000	roh-	
		sea		-last hand made
	Statement Statement of the	or other states of the local division of the	and the lot of the lot	

10



#### Systems Performance – An Integrated Approach



		_		
			_	
		-		
		_	-	
_		_		

#### **Complex Hardware Tradeoffs**

- Multi Vt, clock gating, power gating
- Voltage islands, voltage and frequency scaling
- Asynchronous design
- Multiple cores
- Accelerators
- Memory hierarchy
- I/O network
- New packaging concepts


_		_		-
		-	and the second second	
	_	<u> </u>		
	_			-
	_			-

#### Example - Multiprocessor Accelerator for SoC Design

- Self-contained, scalable multiprocessor core
  - With its own generalpurpose processors, interconnect, interfaces and memory
- Connected to the SoC bus via a bridge
  - Easy integration in the basic SoC structure
- Inner structure and complexity is hidden from the SoC designer

12


 Significantly simplifies the SoC design



	國際	A ROOM AND	的和同时	
IBN	1 Dc	000	roh	
		sea		in also a based on also

_			
			the second se
	-	_	STATISTICS.
_		_	

#### Accelerator Performance and Floorplan



- Parametric core offers wide range of performance
- Need to evaluate novel architectures in system context




# Globally Asynchronous Locally Synchronous - GALS

- Voltage islands enable multiple frequency domains
- How many partitions?
- Where is best place to partition?
- What is synchronization penalty?
- Need flexible model to explore sensitivities

$\frown$	OOOE	Corporation
$\cup$	2005	Corporation



15




#### GALS Example - Out of Order Machine

IBM Research



-	_	_	
	-		
_			

#### One GALS Experiment - Half the Fetch Frequency



•Out-of-order machine, fetch clock 20ns, others 10ns, no sync penalty •Compared with all units clocked at 10ns




# Need Tools to Evaluate Tradeoffs Early in Design


- Intuitive design capture
- Unified representation above RTL
- Rapid and accurate tradeoff analysis
  - Performance, power, interconnect
  - Handle technology options
    - Voltage Islands, multi-Vt, frequency scaling, clock gating
- Linkage to RTL flow


		_
	_	
		and a second second second
	<u> </u>	
	_	

#### SEAS - SoC Early Analysis System



SoC Floorplan






SoC Power

100 A 100 000 A	國際	A REAL PROPERTY.	STATE OF		
		esea	roh		+
		esea		in also a la se	
COLUMN IN COLUMN DURING THE	And Designed in the local distance of the lo	and the second design in	And Post in case of	and the local set of the local set	

	-	
	_	
		and a second second second
	- 19 A	- X -


#### **SEAS Environment**

19




_			-	
	_	_	the second second	
			-	
_	_	_		_
_				_

#### **SEAS Experiment**




#### 405 Platform

- Ethernet Subsystem
- Add cores for capacity
- Assess Impact
  - Performance
  - Power
  - Chip size



=			
	-	=	
<u> </u>	-	-	

#### **SEAS** Experiment



#### Results

- Revised design met performance requirement
- Could fit in original die-size (pin limited)
- Floorplanned implementation met timing requirements

	-	
		the second se
		STREET, STREET


# System Trends

- Today's ASIC and processor design methodologies are distinct
- As technology enables greater integration they will converge




# **IBM ASIC Characteristics**

- Large chips
  - 2X industry average
- Rapid TAT
- First time right
- SoC approach
  - Pre-verified reusable cores
  - Design at system level
  - Rapid implementation



#### 40-Terabit Router Engine

- 38 M gates
- 130 nm
- 18.3 mm x 18.3 mm
- 7 Levels of Metal
- 3389 Total I/O




**IBM Core Connect Architecture** 

- Dual core mainframe
- -1.2GHz (short pipeline)
- 121M transistors
- 130nm (2003) SOI



- Large chips
- **Custom macros**
- 50% synthesized logic
- First to see challenges
- First time right
- **Multi-core** 
  - Increasing parallelism
  - More moving on chip






- On-chip L2 & L3 dir
- 1.5 Ghz Frequency
- 184M transistors
- 180nm (2001)






#### **IBM Server Characteristics**



IBM pSeries

P690 module
8-way with 4 chips
32-way system




IBM zSeries •16-way module •shared L2

# Still more parallelismWill move to chip in future



20 way Freeway 2000
First 64-bit mainframe
64-way Trex 2003
4 16-way boards








#### Future Server-on-a-Chip Methodology

- System-level assembly of components
- Efficient custom design of key components
- Synthesis of non-custom components
- Accurate planning for power, interconnect, timing
- Automated chip integration buffers, clocks, power
- Need to combine best of ASIC and processor methods

		-	
		-	the second se
	_	_	State of the local division of the local div
		_	
			_
_	_	_	

#### Future System-Level Design System



- System-Level Representation
- Integrate power, performance and interconnect analysis
- Enable optimization
- Link to RTL Implementation
  - Accurate prediction
  - Accelerate implementation
- Verification
  - Prove key properties
  - Check implementation
- Extend Open Access to system level
  - Enable tight link to RTL
  - Stimulate system-level R&D

	_	_	
		and the second second	
		7	
		_	

# **Need System-Level Representation**

#### Include all design factors

- Function, physical, power, thermal, reliability, ...

#### Accept diverse forms


- Functional, structural, assertions, constraints, ...

#### Support several levels of abstraction

- Yet enable verification between levels

	-		
	_		
	_	and the second second	
		and the second	
	_		

## System-Level Verification – Data Merger Example



#### **5 Non-deterministic Rules**

- 1.  $|\neg$ HasD1 & Valid1 $| \rightarrow \{D1:=InD1; HasD1:=true;\}$
- 2.  $|\neg$ HasD2 & Valid2 $| \rightarrow \{D2:=InD2; HasD2:=true;\}$
- 3.  $|\text{HasD1 \& \neg HasD3}| \rightarrow \{D3:=D1; HasD1:=false; HasD3:=true;\}$
- 4.  $|\text{HasD2 \& \neg HasD3}| \rightarrow \{D3:=D2; \text{HasD2}:=\text{false}; \text{HasD3}:=\text{true}; \}$
- 5. |Request & HasD3|  $\rightarrow$  {Out:=D3; HasD3:=false;}

	-	
	_	
		STREET, STREET
		A 100 Years

### System-Level Verification – Experiment

- Specified Data Merger with Murphi and SystemC
  - Independent rules simplify task
- Proved data inputs not lost
- Implemented at gate level, VHDL and SystemC
- Proved implementation is refinement of specification
- Similar results for much larger distributed cache
- Greatly reduces proof complexity



# SUMMARY

- Business demanding more innovative systems
- Technology pressuring other performance factors
- Systems calling for Server-on-a-Chip methodology
- Need to merge best of ASIC and processor methods
- Need to raise DA to system-level
- Standards can enable faster development



# First Integrated Design System Workshop

- DAC Monday, June 13, 2005 Anaheim, California
- Follow-on to 5 successful Interoperability Workshops
- Organizers
  - John Darringer IBM, Rahul Goyal Intel,
  - Scott Peterson LSI, Alva Barney HP

#### Objective

- Integrated design systems are essential
- Open Access is an enabler, but more is required
- What else is needed for future design systems to keep pace?

	-		
	_		
	_	and the second se	
		and the second second	
		-	
_	_		
_			_

#### Integrated Design System Workshop Agenda

1:00	Introduction	John Darringer Rese	earch Manager, IBM		
1:20	User Views	Chair: Alva Barney,	CAD Manager, HP		
Siva Yerra	amilli, Dir. Design Techr	nology, Intel	David Kung, Sr. Mgr, Design Automation, IBM		
Lambert v	van den Hoven, VP Des	ign Technolgy, Philips	Yoshi Inoue Group Manager Renesas		
2:10	Vendor Views	Chair: Rahul Goyal,	Dir. EDA Business, Intel		
Aurangze	b Khan, VP Design Fou	indries, Cadence	Eshel Haritan, VP Engineering, Co-Ware		
Premal B	uch, GM Design Implem	nentation, Magma	Rich Goldman, VP Market Dev, Synopsys		
Robert Hum, VP Design, Verification and Test, Mentor Graphics					
3:00	<b>Other Views</b>	Chair: Scott Peterso	n, Dir. Rapid Chip Methodology, LSI		
Gary Smit	th, Chief Analyst, Gartne	er Dquest	Steve Schulz, CEO, Si2		
Andreas k	Kuehlmann, Dir. Cadeno	ce Berkeley Labs	Jim Solomon, CEO Xulu Entertainment		
3:45	Break				
4:10	PANEL: What's Nex	t? Chair: Richard Go	ering, Editor, EE Times		



## Acknowledgements

#### Referenced publications

- "Early Analysis Tools for System-on-a-Chip Design", J Darringer, R. Bergamaschi, S. Bhaatacharya, D. Brand, A. Herkersdorf, J. Morrell, I. Nair, P. Sagmeister and Y. Shin, IBM JR&D Vol 46, No 6., Nov. 2002
- "SEAS: A System for Early Analysis of SoCs", R. Bergamaschi, Y. Shin, N. Dhanwada, S.Bhattacharya, W. Dougherty, I. Nair, J. Darringer, S. Paliwal, CODES-ISSS 2003
- "Formal Verification of Distributed Cache Memory Protocols", S. German, FMCAD 2004
- "Understanding Basic Tradeoffs in Multiple Frequency Processor Core Micro-architectures through a Statistical Timing Model", I. Nair, A. Buyuktosunoglu, internal paper
- "An efficient System-on-a-Chip Design methodology for Networking applications", V. Salapura, C. Georgiou and I. Nair, CASES '04

#### Plus discussions with

- Jeff Welser, Erik Kronstadt, Jaime Moreno,