
# Unifying Multiple Tools to Achieve High Performance SoC Design

Mark Bales ReShape, Inc. April 26, 2004



# Physical Design Paradox



ReShape

### **Problem: Scripting Mundane & Complex**

### Physical design intent captured in scripts

- 20 year old design paradigm
- 100,000's of lines required to specify a design

### Scripts consume ~50% physical design effort

- Manual data preparation
- Monitoring script progress
- Recovering from scripting errors and tool failures
- Managing machine and license availability
- Determining next steps after the script completes
- Optimizing the script for the specific design


#### Scripts are inherently brittle

- Binding: floorplan, netlist, library, tool versions, tool settings
- Debug and maintenance is a chore



# Ideal: Fast Concurrent Design

#### **Typical SoC construction methodology:**




- Fast design exploration
- Optimize RTL and physical design in parallel
- Uncover full-chip issues early
- Yields schedule predictability



# **Chip-Level Design Automation**

#### **Netlist & Constraints**



#### Automatic Builds


- Fast design exploration: 24 hours from netlist to mask layout
- Faster / more predictable tapeouts: 3 week tapeouts
- More predictable schedules: 100% first time success

### **Chip-Level Optimization**

- Smaller chips: 15% average reduction in die area
- Faster chips: 30% average reduction in global wire length



## Key Technology: Flow Elaboration





### PD Builder<sup>™</sup> – Automated Block Builds

| PD Builder - /reshape/cust001_chip1/br_4.0/dahl_micro_notop/blocklevel |               |           |   |            |          |            |                       |      |      |     |                      |       |
|--|---------------|-----------|---|------------|----------|------------|-----------------------|------|------|-----|----------------------|-------|
| <u>Builder B</u> lock <u>W</u> indow <u>H</u> elp                      |               |           |   |            |          |            |                       |      |      |     |                      |       |
| <u>Status</u> Jobs Con   | sole <u>G</u> | iraph 🛛 🤇 | Config  | i T. Ri    | 8 👌      | 🗈 🛛 🚥      | 6                     |      |      |     | Flow Characteristics | anged |
| Execution Status   |               |           |   |            |          |            |                       |      |      |     |                      |       |
| Stage / Block  | m0            | m1        | m.2   | m 3        | north    | south      | east                  | west | test | M   | mesh4                |       |
| 🗄 start  |               | 1         |   |            |          | 1          | 1                     | 1    |      |     |                      |       |
| 🗄 floorplan  |               | 1         |   |            |          |            |                       |      |      | 1   |                      |       |
| 🗄 preplace   |               |           |   |            |          |            |                       |      | 1    | 100 |                      |       |
| 🛨 place  |               |           |   |            |          |            |                       |      |      |     | -                    |       |
| 🕂 cts  |               | 43        | m1 : p  |            |          |            | and the second second |      |      |     |                      |       |
| • userecoplace   |               |           | Stage T   | emplate (p | lace_pks | _micro] (M | odified)              |      |      |     |                      |       |
| groute   |               |           | Perform library/netlist/constraint check.<br>Perform placement/post-placement optimization. |            |          |            |                       |      |      |     |                      |       |
| e droute   |               |           |   |            |          |            |                       |      |      |     |                      |       |
| rroute   |               |           |   |            |          |            |                       |      |      |     |                      |       |
| userecoroute   |               |           |   |            |          |            |                       |      |      |     |                      |       |
| postrouteopt   |               |           |   | 1          |          |            |                       |      |      |     |                      |       |
| Ŧ post   |               |           |   |            |          | 1          |                       |      |      |     |                      |       |
| 🗊 final  |               |           |   |            |          |            | 1                     |      |      |     |                      |       |
| + coreroute  |               |           |   | 1          |          | 1          | 1                     |      | 1    |     |                      |       |
|  |               | -         |   |            |          | čiv.       | àr.                   | -    | - C  |     | 1111                 | - 1   |
|  |               |           |   |            |          |            |                       |      |      |     |                      |       |
|  |               |           |   |            |          |            |                       |      |      |     |                      |       |
| unrequested requested queued running completed incomplete failed       |               |           |   |            |          |            |                       |      |      |     |                      |       |



# Results

ReShape 8

### **10X Productivity: First Full-Chip Build**

Front-end Back-end

### First full-chip build

- Scripted flow takes 5 engineers at least 42 days
- ReShape one engineer < 17 days</p>



**5 Blocks** 720K instances 92 0.18u, 9x8mm 0.



**5 Blocks** 920K instances 0.13u, 6x7mm




**12 Blocks** 1,500K instances 0.13u, 10x10mm



**9 Blocks** 1,220K instances 0.13u, 12x12mm



# **40X** Productivity: Chip Rebuilds




11 x 12 mm

8 x 8 mm

10 X 10 mm **Re**Shape 10

## **QoR: Smaller SoCs**

**15%** average die reduction across 7 benchmarks




Original Die Size (mm)<sup>2</sup>



## **QoR:** Faster Chips

#### 1.1M Instance Design After One Optimization Pass

#### 4.6M Instance Design After One Optimization Pass




SeedReShape + PKS





#### Industry norm.




**Time is from "final" deliverables to tape shipped to mask shop** Time includes accommodating 2 to 3 ECOs over the time period



### Announcing: ReShape Open Flow

Makes SoC construction recipes <u>Reusable</u>

- Leverage on the next design
- Leverage across the design community





## **ReShape's Open Flow Editor**

#### Stage actions are exposed


| uilder <u>B</u> lock <u>W</u> indow <u>H</u> elp        |         | nicro_notop/blocklevel<br>Microflow - m1.place                            |                               | • 🗆 🗙 🔹                               |
|---|---------|---|-------------------------------|---------------------------------------|
|   | <u></u> |   |                               |                                       |
| <u>Status</u> obs C <u>onsula G</u> raph <u>C</u> onfig | Ţip     | Var   | Value                         | Default                               |
|   |         | bcOpCond  | BCCOM                         | <pre>ImportVariable(\$CV_Cadenc</pre> |
| Execution Flow<br>Status Editor                         |         | wcOpCond  | WCMIL                         | <pre>importVariable(\$CV_Cadenc</pre> |
|   | _       | ncOpCond  | NOM_CENTER                    | III importVariable(\$CV_Cadenc        |
| itage / E <sup>l</sup> ock m0 m1 m2                     | n       | timingDriven  | 1                             | 1                                     |
| start   |         | postPlaceOpt  | 1                             | 1                                     |
| floorplan   |         | userTCLFile   | **                            |                                       |
| preplace  |         | lefTechFile   | /reshape/cust001_libs/tech003 | []parent:lefTechFile]]                |
|   |         | lattiao   | 1                             | InstantiafFiled                       |
| place   |         | Lage Actions  |                               | Libraries                             |
| CIS   |         |   | <b>_</b>                      |                                       |
| userecoplace Stage                                      | : ren   | m1 : place  |                               | Stage Templates                       |
| groute Perform  | n lihr  | E 2: pks:pk-gløbals   |                               | Template [place_pks_mic               |
| droute Perform  |         | 2 pros Diambraries  |                               | C. compress Brass Three Three         |
| rroute  |         | 4 pks:read_verilog  |                               |                                       |
| userecoroute  | -11     | <ul> <li>5: pks:check_netlist</li> <li>6: pks:setup_floorplan</li> </ul>  |                               |                                       |
|   | _       | P. 7: pks:default_power_ground  |                               |                                       |
| postrouteopt  |         | 8: pks:read_def   |                               |                                       |
| post  |         | B- 9: pks:read_sdc  | Lip                           |                                       |
| final   |         | <ul> <li>10: pks:timing_check</li> <li>11: pks:set_path_groups</li> </ul> | Down                          | J     [                               |
|   |         | - 12: pks:report_high_fanout  | Add                           | 1                                     |
| coreroute   |         | 13 nks-nlace  |                               |                                       |
|   |         | 8- 14: pks:report_unplaced 16   | Dejete                        |                                       |
|   |         | II- 15: pks:post_place_opt  | Expand                        | 1                                     |
|   |         | ₽-16: pks.timing_report<br>₽-17: pks.write_adb                            | All                           |                                       |
|   |         | - 18: pks:tclscope (Part 2)   | <u>C</u> lose                 |                                       |
|   | _       | the period of the company   | ▼ AII                         |                                       |

# **Open Flow**

### Flow template is editable


|   | <mark>≫-¤ PD Builder - /resha</mark><br>Builder <u>B</u> lock <u>W</u> indow |                     | p1 <i>l</i> br_4.0/ | dahl_m   | icro_notop/blocklevel<br>斧−¤ Microflow - m1.place | L                             | • <b>• ×</b>                   |
|---|--|---------------------|---------------------|----------|---|-------------------------------|--------------------------------|
| Execution       Floor       BCCOM       BCCOM       III importVariable(&CV_Cadenc         Stage       Plock       mo       NOM_CENTER       III importVariable(&CV_Cadenc         start       IncopCond       NOM_CENTER       III importVariable(&CV_Cadenc         ncopCond       NOM_CENTER       III importVariable(&CV_Cadenc         incopCond       NOM_CENTER       III importVariable(&CV_Cadenc   |  | Пер                 | r                   |          |   |                               |                                |
| Execution       Every       wcOpCond       wcOIL       [] importVariable(&CV_Cadenc         Stage       Block       mo       m1       m2       mcOpCond       NOM_CENTER       [] importVariable(&CV_Cadenc         start       mo       m1       m2       ms       mcOpCond       NOM_CENTER       [] importVariable(&CV_Cadenc         floorplan       mingOriven       1       1       1       mcOpCond       mcOpCond         e floorplan       mingOriven       1       1       1       mingOriven       mingOriven         e preplace       start       mingOriven       1       1       mingOriven       mingOriven         e tos       stage Template       /reshape/cust001_libs/tech003       [[] parentleffield       mingoriven       mingOriven       mingOriven         e userecoplace       Stage Actions       Libraries       Stage Template [place_fe]       mingOriven       mingOriven <td><u>S</u>tatus <u>J</u>obs C<u>o</u>r</td> <td>isele <u>G</u>raph</td> <td><u>C</u>onfig</td> <td>Tip 7</td> <td>Var</td> <td>Value</td> <td>Default</td>   | <u>S</u> tatus <u>J</u> obs C <u>o</u> r                                     | isele <u>G</u> raph | <u>C</u> onfig      | Tip 7    | Var   | Value                         | Default                        |
| Stage       Block       m       m1       m2       m3         start       mimingDriven       1       1       1         start       mstring       mstring       mstring       mstring       mstring         preplace       mstring       mstring       mstring       mstring       mstring       mstring       mstring       mstring         e       cts       stage       stage       m1       place       mstring       mstringmstring       mstring       mstring       mstring       mstring       mstring       mstringmstring       mstringmstring       mstring  |  |                     |                     |          | bcOpCond  | BCCOM                         | [[! importVariable(\$CV_Cadenc |
| Stage       Block       m       m1       m2       m3         start       mimingDriven       1       1       1         start       mstring       mstring       mstring       mstring       mstring         preplace       mstring       mstring       mstring       mstring       mstring       mstring       mstring       mstring         e       cts       stage       stage       m1       place       mstring       mstringmstring       mstring       mstring       mstring       mstring       mstring       mstringmstring       mstringmstring       mstring  | Status Elow  |                     |                     |          | wcOpCond  | WCMIL                         | [[! importVariable(\$CV_Cadenc |
| start floorplan preplace place cts cts groute groute Perform librat groute Perform librat post final final final coreroute final final coreroute final  |  |                     |                     |          | ncOpCond  | NOM_CENTER                    | [[! importVariable(\$CV_Cadenc |
| floorplan floorplan preplace preplace place cts Stage Actions Libraries stage Construction form libra e droute post post final  | Stage / Block  | m <sup>p</sup> m1   | m2                  | m3       | timingDriven                                      | 1                             | 1                              |
| tota     force     fo         | 🕂 start  |                     |                     |          | · · · · · · · · · · · · · · · · · · ·             | 1                             | 1                              |
| prince     prince     prince     prince     prince     prince     cts     cts     cts     corecoute     final     corecoute         | 🗄 floorplan  |                     | 1                   |          |   |                               |                                |
|   | 🗄 preplace   |                     |                     |          |   | /reshape/cust001_libs/tech003 |                                |
| cts       Stage finit         groute       Perform librat         groute       Perform librat         droute       Perform librat         route       Perform place         issue_recoroute       Image: place definition         post       Image: place definition         final       Image: place definition         coreroute       Image: place definition         groute       Image: place definition         issue_message definition       Image: place definition         groute       Image: place definition         issue_message definition       Image: place definition         if (a timingDriven [[timingDriven]])       Image: place definition         if (a timing_report       Image: place definition         is place definition       Image: place definition         is place definition       Image: place definition         is place definition       Image: place definition         is place de  | 🕂 place  |                     |                     |          | JlofFilee   | 1                             | Insrant-lafFilaell             |
| userecoplace       Stage Templates         groute       Perform libra         droute       Perform libra         e droute       Perform place         in route       Perform place         e userecoroute       Image: stage Template (place_fe)         Townote       Image: stage Template (place_fe)         in spectrum       Image: stage Template (place_fe)         in spectrum       Image: stage Template (place_fe)         Image: stage Template (place_fe)       Template (place_fe)         Template (place_fe)       Template (place_fe)         Image: stage Template       Image: stage Template         issue_recoroute       Image: stage Template         issue_message -type info "Starting placement"       Image: stage Template         issue_message -type info "Starting placement"       Image: stage Template         issue_message -type info "Starting placement"       Image: stage Template         if (\$timingDriven []timingDriven]       Image: stage Template         if (\$timing_driven true       else {         do_place -timing_driven false       Image: state true         if (\$timing_report       Image: state true         if (b pkstiming_report       Image: state true         if (b pkstiming_report       Image: state true   | + cts  |                     |                     | laci     | Stage Actions                                     |                               | Libraries                      |
| groute     grout          | + userecoplace   |                     | Stag                | e Thip   |   |                               | Stage Templates                |
| droute       Perform place         rroute   |  |                     | -                   |          |   |                               |                                |
| rroute     userecoroute     post     post     final     coreroute     coreroute     final           | 11-  | <u> </u>            |                     |          |   | Parameteriz                   |                                |
| userecoroute   postrouteopt   post   final   coreroute  |  |                     |                     | in place | ģ- 13: pks:place                                  |                               |                                |
| <pre># postrouteopt</pre>   | T  |                     |                     | _        |   |                               |                                |
| post     if { \$timingDriven [[timingDriven]]     if { \$timingDriven == 1 } {         bown         do_place -timing_driven true     } else {         do_place -timing_driven false     } else {         do_place -timing_driven false     } else t     if { \$timingDriven [[timingDriven]]         if { \$timingDriven == 1 } {         do_place -timing_driven true         } else t         do_place -timing_driven false     } else t     }  | T  |                     |                     |          | # Otaling placement                               |                               |                                |
| final<br>final<br>coreroute   |  |                     |                     |          | issue_message -type info "Starting p              | lacement"                     |                                |
| do_place -timing_driven true<br>} else {<br>do_place -timing_driven false   |  | <u> </u>            |                     |          | set timingDriven [[timingDriven]]                 |                               | 400                            |
| • coreroute             • coreroute             • e- 14: pks::poort_unplaced             • - 15: pks::post_place_opt             • - 16: pks:timing_report             • - 17: pks::pice_opt  | final  |                     |                     |          |   |                               | J                              |
| do_place - timing_driven faise<br>□ - 14: pks::enort_unplaced<br>□ - 15: pks:post_place_opt<br>□ - 16: pks:timing_report<br>□ - 17: pks:unite_odb   | E coreroute  |                     |                     |          | } else {  | Add                           |                                |
| Horization and b  |  |                     |                     |          | do_place -timing_driven false                     | Delete                        |                                |
| Her 15: pks:post_place_op.<br>All<br>III Else the set of t |  |                     |                     |          |   | Expans                        |                                |
| Li 17. skouwite odb   |  |                     |                     |          |   |                               |                                |
|   |  |                     |                     |          |   |                               |                                |
|   |  |                     |                     |          |   |                               |                                |
| Save Template Cancel  |  |                     |                     |          | Saue Templete                                     |                               |                                |

# Multi Vendor Support Achieved






## **ReShape Architecture**





## **ReShape Architecture**

- Value-added Components
  - Replayable Floorplan support
  - Flow support infrastructure
  - Huge value of tool-interface stages
  - Block-building/queuing/vendor-tool management support
- Supports Standard/Vendor Formats
  - LEF/DEF/Verilog/SPEF/GDS/OA for all
  - Scheme/Milkyway/SDCs/etc. for Synopsys
  - FE Floorplan/Congestion/etc. for Cadence
- Good Use of Standards
  - QT for graphics
  - PERL/SWIG for high-level language and interfaces
  - XML for Flow support



# Summary

Chip-Level Design Automation next 10X Productivity

- Automates front-end floorplanning process
- Fully automates back-end block-generation process
- Lets Design Groups concentrate on global design
  - Tedium of block generation removed
- Faster to first chip build
- Much faster turns as design evolves and changes
- First practical customizable flow management
  - Easy to add proprietary/3<sup>rd</sup>-party tools to flows
- Vendor-neutral flow management

Raising the level of abstraction from cell-level design

