Unifying Multiple Tools to Achieve High Performance SoC Design

Mark Bales
ReShape, Inc.
April 26, 2004

ReShape

Physical Design Paradox



Chip-level decisions have the biggest impact

80% of time & effort is spent at the block-level

- Issues:
  - Iterations are slow: weeks
  - Full chip not available until late in the design cycle
  - Changes at top level highly disruptive

Problem: Scripting Mundane & Complex

- **Physical design intent captured in scripts**
  - 20 year old design paradigm
  - 100,000's of lines required to specify a design
- **Scripts consume ~50% physical design effort**
  - Manual data preparation
  - Monitoring script progress
  - Recovering from scripting errors and tool failures
  - Managing machine and license availability
  - Determining next steps after the script completes
  - Optimizing the script for the specific design
- Scripts are inherently brittle
  - Binding: floorplan, netlist, library, tool versions, tool settings
  - Debug and maintenance is a chore

Ideal: Fast Concurrent Design

Typical SoC construction methodology:



Fast Turns:

- Fast design exploration
- Optimize RTL and physical design in parallel
- Uncover full-chip issues early
- Yields schedule predictability

Chip-Level Design Automation



- **Automatic Builds**
  - *Fast* design exploration: 24 hours from netlist to mask layout
  - Faster / more predictable tapeouts: 3 week tapeouts
  - More predictable schedules: 100% first time success
- **Chip-Level Optimization**
  - Smaller chips: 15% average reduction in die area
  - Faster chips: 30% average reduction in global wire length

Key Technology: Flow Elaboration



PD Builder™ – Automated Block Builds



Results

10X Productivity: First Full-Chip Build



- **First full-chip build**
  - **Scripted flow takes 5 engineers at least 42 days**
  - **ReShape one engineer < 17 days**



5 Blocks
720K instances
0.18u, 9x8mm

5 Blocks
920K instances
0.13u, 6x7mm

12 Blocks
1,500K instances
0.13u, 10x10mm

9 Blocks
1,220K instances
0.13u, 12x12mm

40X Productivity: Chip Rebuilds



- **Fast design iterations**
  - **Scripted flow: 8 days X 5 engineers**
  - **ReShape: <24 hours, one engineer**

18 Hours

7.5M Gates
14 blocks
11 x 12 mm

11 Hours



5.5 M gates
13 blocks
8 x 8 mm

18 Hours



1200 sig. pins
2600 pwr/grd.
14 X 14 mm

8 Hours

5 blocks
5 X 6 mm

9 Hours

3 blocks
ARM core
7 X 7 mm

23 Hours



5M gates
15 blocks
16 X 16 mm

21 Hours

10M gates
10 blocks
10 X 10 mm

QoR: Smaller SoCs

- **15%** average die reduction across 7 benchmarks



QoR: Faster Chips

1.1M Instance Design
After One Optimization Pass



4.6M Instance Design
After One Optimization Pass



Seed
ReShape + PKS

2X Shorter Tapeouts



Time is from "final" deliverables to tape shipped to mask shop

Time includes accommodating 2 to 3 ECOs over the time period

Announcing: ReShape Open Flow

- Makes SoC construction recipes Reusable
  - Leverage on the next design
  - Leverage across the design community



ReShape's Open Flow Editor

- Stage actions are exposed



Open Flow

- Flow template is editable



Multi Vendor Support Achieved

Cadence

Physical designer Intent



Synopsys





Front-end designer intent

Netlist, constraints, library





1.1 million instance design courtesy of Philips Semiconductors

ReShape Architecture



ReShape Architecture

- Value-added Components
  - Replayable Floorplan support
  - Flow support infrastructure
  - Huge value of tool-interface stages
  - Block-building/queuing/vendor-tool management support
- Supports Standard/Vendor Formats
  - LEF/DEF/Verilog/SPEF/GDS/OA for all
  - Scheme/Milkyway/SDCs/etc. for Synopsys
  - FE Floorplan/Congestion/etc. for Cadence
- Good Use of Standards
  - QT for graphics
  - PERL/SWIG for high-level language and interfaces
  - XML for Flow support

Summary

- Chip-Level Design Automation next 10X Productivity
  - Automates front-end floorplanning process
  - Fully automates back-end block-generation process
- Lets Design Groups concentrate on global design
  - Tedium of block generation removed
- Faster to first chip build
- *Much* faster turns as design evolves and changes
- First practical customizable flow management
  - Easy to add proprietary/3rd-party tools to flows
- Vendor-neutral flow management

Raising the level of abstraction from cell-level design


ReShape