


# Unifying Multiple Tools to Achieve High Performance SoC Design

Mark Bales  
ReShape, Inc.  
April 26, 2004

# Physical Design Paradox



## ■ Issues:


- Iterations are slow: weeks
- Full chip not available until late in the design cycle
- Changes at top level highly disruptive

# Problem: Scripting Mundane & Complex

- **Physical design intent captured in scripts**
  - 20 year old design paradigm
  - 100,000's of lines required to specify a design
- **Scripts consume ~50% physical design effort**
  - Manual data preparation
  - Monitoring script progress
  - Recovering from scripting errors and tool failures
  - Managing machine and license availability
  - Determining next steps after the script completes
  - Optimizing the script for the specific design
- **Scripts are inherently brittle**
  - Binding: floorplan, netlist, library, tool versions, tool settings
  - Debug and maintenance is a chore


# Ideal: Fast Concurrent Design

## Typical SoC construction methodology:



- Fast design exploration
- Optimize RTL and physical design in parallel
- Uncover full-chip issues early
- Yields schedule predictability

# Chip-Level Design Automation




## ■ Automatic Builds

- Fast design exploration: **24 hours** from netlist to mask layout
- Faster / more predictable tapeouts: **3 week tapeouts**
- More predictable schedules: **100% first time success**

## ■ Chip-Level Optimization

- Smaller chips: **15%** average reduction in die area
- Faster chips: **30%** average reduction in global wire length

# Key Technology: Flow Elaboration



# PD Builder™ – Automated Block Builds

PD Builder - /reshape/cust001\_chip1/br\_4.0/dahl\_micro\_notop/blocklevel

Builder Block Window Help

Status Jobs Console Graph Config [Tip] [Print] [Refresh] [Run] [Pause] [Stop] [Flow Changed]

Execution Status **Flow Editor**

Stage / Block	m0	m1	m2	m3	north	south	east	west	test	M	mesh4
start	completed	completed	completed	completed	completed	completed	completed	completed	completed		
floorplan	completed	completed	completed	completed	completed	completed	completed	completed	completed		
preplace	completed	completed	completed	completed							
place	completed	running	completed	completed	completed	completed	completed	completed	completed		
cts											
userecoplace											
groute											
droute											
rroute											
userecoroute											
postrouteopt											
post											
final											
coreroute											


--- m1 : place ---  
Stage Template [place\_pks\_micro] (Modified)  
Perform library/netlist/constraint check.  
Perform placement/post-placement optimization.

unrequested requested queued running completed incomplete failed

# Results




# 10X Productivity: First Full-Chip Build



## ■ First full-chip build

- Scripted flow takes 5 engineers at least 42 days
- ReShape one engineer < 17 days




5 Blocks

720K instances  
0.18u, 9x8mm




5 Blocks

920K instances  
0.13u, 6x7mm



12 Blocks


1,500K instances  
0.13u, 10x10mm



9 Blocks

1,220K instances  
0.13u, 12x12mm

# 40X Productivity: Chip Rebuilds



## ■ Fast design iterations


- Scripted flow: 8 days X 5 engineers
- ReShape: <24 hours, one engineer

**18  
Hours**




7.5M Gates  
14 blocks  
11 x 12 mm

**11  
Hours**



5.5 M gates  
13 blocks  
8 x 8 mm

**18  
Hours**



1200 sig. pins  
2600 pwr/grd.  
14 X 14 mm

**8  
Hours**




5 blocks  
5 X 6 mm

**9  
Hours**



3 blocks  
ARM core  
7 X 7 mm

**23  
Hours**



5M gates  
15 blocks  
16 X 16 mm

**21  
Hours**




10M gates  
10 blocks  
10 X 10 mm

**ReShape**


# QoR: Smaller SoCs

- 15% average die reduction across 7 benchmarks




# QoR: Faster Chips

## 1.1M Instance Design After One Optimization Pass




## 4.6M Instance Design After One Optimization Pass



Seed  
ReShape + PKS

# 2X Shorter Tapeouts


Industry norm.



Time is from “final” deliverables to tape shipped to mask shop  
Time includes accommodating 2 to 3 ECOs over the time period

# Announcing: ReShape Open Flow

- Makes SoC construction recipes Reusable
  - Leverage on the next design
  - Leverage across the design community



# ReShape's Open Flow Editor

- Stage actions are exposed

The screenshot displays the ReShape Open Flow Editor interface. The main window is titled "Microflow - m1.place" and shows a list of stage actions for the "m1 : place" stage. The actions are numbered 1 through 18, with "pks:place" (action 13) highlighted. A yellow circle highlights the "Flow Editor" button in the top-left corner of the main window. A yellow arrow points from the "place" stage in the left-hand "Stage / Block" table to the "m1 : place" stage in the "Stage Actions" list. A yellow circle also highlights the "m1 : place" entry in the "Stage Actions" list. The "Stage Actions" list includes actions such as "pks:icls:ops (Part 1)", "pks:pk:globals", "pks:pk:libraries", "pks:read\_verilog", "pks:check\_netlist", "pks:setup\_foorplan", "pks:default\_power\_ground", "pks:read\_def", "pks:read\_sdc", "pks:timing\_check", "pks:set\_path\_groups", "pks:report\_high\_fanout", "pks:place", "pks:report\_unplaced", "pks:post\_place\_opt", "pks:timing\_report", "pks:write\_adb", and "pks:iclscope (Part 2)". The "Value" column for these actions is empty, and the "Default" column contains various default values or expressions. The "Libraries" section on the right shows "Stage Templates" including "Template [place\_fe]" and "Template [place\_pks\_mic...".

Var	Value	Default
bcOpCond	BCCOM	importVariable(\$CV_Cadenc...
wcOpCond	WCML	importVariable(\$CV_Cadenc...
ncOpCond	NOM_CENTER	importVariable(\$CV_Cadenc...
timingDriven	1	1
postPlaceOpt	1	1
userTCLFile	**	**
lefTechFile	/reshape/cust001_libs/tech003...	[[parent:lefTechFile]]
lefFile	1	[[parent:lefFile]]

Stage / Block	m0	m1	m2
start			
floorplan			
preplace			
place			
cts			
userecoplace			
groute			
droute			
rroute			
userecoroute			
postrouteopt			
post			
final			
coreroute			

Stage Actions
m1 : place
1: pks:icls:ops (Part 1)
2: pks:pk:globals
3: pks:pk:libraries
4: pks:read_verilog
5: pks:check_netlist
6: pks:setup_foorplan
7: pks:default_power_ground
8: pks:read_def
9: pks:read_sdc
10: pks:timing_check
11: pks:set_path_groups
12: pks:report_high_fanout
13: pks:place
14: pks:report_unplaced
15: pks:post_place_opt
16: pks:timing_report
17: pks:write_adb
18: pks:iclscope (Part 2)
19: pks:icls:ops (Part 2)

# Open Flow

- Flow template is editable

The screenshot displays the PD Builder software interface. The main window is titled "PD Builder - /reshape/cust001\_chip1/br\_4.0/dahl\_micro\_notop/blocklevel". The "Execution Status" tab is active, showing a "Flow Editor" button. A yellow circle highlights this button. Below it is a grid of stages and blocks. The "place" block is highlighted in green, and a yellow arrow points to it from a yellow box labeled "Parameterized Command File Template".

The "Microflow - m1.place" window is open, showing a table of variables and their values. The table has three columns: "Var", "Value", and "Default".

Var	Value	Default
bcOpCond	BCCOM	[[! importVariable(\$CV_Cadenc...
wcOpCond	WCMIL	[[! importVariable(\$CV_Cadenc...
ncOpCond	NOM_CENTER	[[! importVariable(\$CV_Cadenc...
timingDriven	1	1
postPlaceOpt	1	1
userTCLFile	""	""
lefTechFile	/reshape/cust001_libs/tech003...	[[parent:lefTechFile]]
lefFile	f	[[parent:lefFile]]

Below the table is the "Stage Actions" section, showing a list of actions for the "m1 : place" stage. A yellow circle highlights the "pks:place" action, which is a parameterized command file template. The actions are:

- 10: pks:timing\_check
- 11: pks:set\_path\_groups
- 12: pks:report\_high\_fanout
- 13: pks:place
- 14: pks:report\_unplaced
- 15: pks:post\_place\_opt
- 16: pks:timing\_report
- 17: pks:write\_sdb

The "pks:place" action is expanded, showing the following command file template:


```
# Starting placement
# Starting placement
*****
issue_message -type info "Starting placement"
set timingDriven [[timingDriven]]
if { $timingDriven == 1 } {
  do_place -timing_driven true
} else {
  do_place -timing_driven false
}
*****
```

A yellow box labeled "Parameterized Command File Template" points to the "pks:place" action. The "Libraries" section on the right shows "Stage Templates" with entries for "Template [place\_fe]" and "Template [place\_pks\_mic...".



# Multi Vendor Support Achieved


Cadence



Physical designer Intent




Synopsys





12 hours


Front-end designer intent  
Netlist, constraints, library



12 hours



# ReShape Architecture



# ReShape Architecture

- Value-added Components
  - Replayable Floorplan support
  - Flow support infrastructure
  - Huge value of tool-interface stages
  - Block-building/queuing/vendor-tool management support
- Supports Standard/Vendor Formats
  - LEF/DEF/Verilog/SPEF/GDS/OA for all
  - Scheme/Milkyway/SDCs/etc. for Synopsys
  - FE Floorplan/Congestion/etc. for Cadence
- Good Use of Standards
  - QT for graphics
  - PERL/SWIG for high-level language and interfaces
  - XML for Flow support

# Summary

- Chip-Level Design Automation next 10X Productivity
  - Automates front-end floorplanning process
  - Fully automates back-end block-generation process
- Lets Design Groups concentrate on global design
  - Tedium of block generation removed
- Faster to first chip build
- *Much* faster turns as design evolves and changes
- First practical customizable flow management
  - Easy to add proprietary/3<sup>rd</sup>-party tools to flows
- Vendor-neutral flow management

***Raising the level of abstraction from cell-level design***



ReShape