

#### The Arrow of Time: Following Timing Constraints in an RTL to GDSII Flow

Dwight Hill Synopsys

2002 Synopsys Confidential. (Dwight Hill.1)

#### Outline



#### Intro and Background

- What Are Timing Constraints?
- Formats for Timing Constraints
- Hierarchy Mapping
- Time Budgeting
- Eco and other technology issues
- Summary

#### A tutorial: not a product announcement



## What are Timing Constraints?

Synchronous circuits have timing defined by one or more clocks

SYNUPSYS

- (normal, generated, virtual)
- But most of the complexity of constraints is in timing exceptions:
  - Paths that will not be valid during a timing run
  - May reflect diagnostic, chip initialization, or undefined logical behavior.



- Most constraints are in Synopsys Design Constraint (SDC) or similar format
  - SDC == subset of Tool control Language (Tcl)
  - Objects are referred to by
    - Name (with implied type)
      - Set\_false\_path –to nand23/in
    - "get\_object" commands
      - Set\_false\_path –to [get\_pins nand23/in]
    - Collection handles
      - Set\_path\_path –to \$nand\_pins
    - Procedure
      - Set\_false\_path -to [find\_slow\_pins]

### **SDC** examples



```
set_false_path -from [get_pins blocka/out*] -to [get_pins blockb/in*]
```

```
proc set_tc {fromblockname toblockname} {
   foreach inp [get_pins -filter "direction==in &&
    type==signal" -of $from_blockname] {
      foreach outp [get_pins -filter "direction==out" -of $to_blockname]{
        set_false_path -from $inp -to $outp;
      }
   }
   # now invoke the proc
   set tc blocka blockb
```

#### **Both representations may have the same effect**

### **False Paths**





#### This path could be disabled in one of several ways, e.g.

set\_false\_path -from [get\_clocks clk\_a] -to [get\_clocks clk\_b]
or

set\_false\_path -from reg\_a\_left.out -to reg\_b\_right.in

## **Hierarchy Mapping**



#### Hierarchy

- Logical Designs have deep and varied hierarchy
- Physical designs are flat, or at least shallow
- Timing constraints written on logic hierarchy
  - May refer to pins on blocks that are flattened (and hence no longer exist)

## **Hierarchical Contraints**





© 2002 Synopsys Confidential. (Dwight Hill.9)

## **Hierarchy Flattening**





© 2002 Synopsys Confidential. (Dwight Hill.10)

## **Transformations: Grouping**



May have been written in isolation on a block – Must now be "transformed" up the hierarchy



## **Transformations: Budgeting**



- Time budgeting = timing adjustments + characterizing context
- Timing adjustments is *interesting* algorithmic process for distributing slack
- Characterizing context is complicated, detailed process of manipulating timing constraints
  - Context of a port is timing "seen" by that port
  - Constraints inside block need to reflect context too.



# **Budgeting Flow: Input**



#### A large chip with block structure.

- May include blocks that are black-box or STAMP
- Chip-level timing constraints



#### Budgeting Flow: Output

Output of time budgeting is a directory of timing constraint files

– one per block

–control subsequent runs of physical synthesis subsystem

## **Timing before Budgeting**





© 2002 Synopsys Confidential. (Dwight Hill.15)

## **Timing after Budgeting**





© 2002 Synopsys Confidential. (Dwight Hill.16)

## **Characterizing the Context**

Sometimes necessary to create "virtual" clocks

SYHUPSYS



create\_clock -name clka\_virtual01 -period 7.0; create\_clock -name clkb\_virtual01 -period 8.0; set\_input\_delay -clock clka\_virtual01 3.25 [get\_ports p1] set\_output\_delay -clock clkb\_virtual01 4.75 [get\_ports p2]

#### Timing Abstraction: Processing SDC



Must identify border circuitry and only builds timing model for active circuitry. In this picture, yellow cells are not active. Hidden Dragon -- ChipTop - 🗆 × <u>Eile Edit View Select Lists Hi</u>erarchy Floorpla<u>n</u> <u>C</u>luster <u>P</u>ower <u>R</u>oute <u>T</u>iming QTB Rep<u>o</u>rt Place <u>W</u>indow <u>H</u>elp - 🖨 የ 문 과 및 분 문 문 ヨ F ユ コ ヒ ヨ ヒ 市 | 臣 身 丘 关 峠 | 🔚 🖼 純 📐 🜉 Visibility 💌 Select. 💌 Pref. 🗹 Instance 🖃 🔽 .... Port 🗹  $\square$ ... Port Shape  $\overline{\mathbf{N}}$ .... Pin  $\square$ .... 2 - -.... ✓ Net Layer Obstruction .... Place Area 🗾 🔽 ... Movebound 🗆 Wire Keepout 🛛 🔽 .... PA Keepout ... ✓ Text -.... DED. Overview : 

### Timing Constraint Processing for Abstraction



- Necessary to "understand" constraints in order to build valid abstraction
  - Constraints may refer to points deep inside blocks: these must be preserved
- Processing general Tcl based SDC can be tricky

#### SYNOPSYS' TAU Overt Cells (184K) TAU Covert Cells(331K)





© 2002 Synopsys Confidential. (Dwight Hill.20)

## **ECO's and other Issues**



Changes in timing constraints can come at any point

- User wants to make them in original format
- User wants to see constraints in compact format, not expansion
- Mangling of names, expansion, can lead to frustration and error.
- Timing Constraint processing is NOT simplified in other technologies
  - FPGA's / one-mask processes, etc do not have simplified constraints
  - SOC / advanced power management complicate the process

#### **Overview**



- Intro and Background
- What Are Timing Constraints?
- Formats for Timing Constraints
- Hierarchy Mapping
- Time Budgeting
- Eco and other technology issues
- Summary

# Summary



#### Complexity of constraints

- Initially small
- After manipulation/expansion: about 1 line per placeable object
- Tempting to "automate" this into db
  - But systems that loose design intent tend to be inefficient
  - Need to support changes in original format
- Probably best to accept original format throughout -> this has direct consequences on data model

