A New Methodology for AMS SoC Design that Enables AMS Design Reuse and Achieves Full-Custom Performance

Kazuhiro ODA¹, Louis A. Prado², and Anthony J. Gadient² ¹Toshiba Corp. 580-1, Horikawa-cho, Saiwai-ku, Kawasaki, 212-8520, JAPAN ²Neolinear, Inc., 583 Epsilon Drive Pittsburgh, PA 15238



EDP 2002 Monterey, CA




Overview

- Background
- Circuit Design
- Layout Design
- Results
- Conclusion







Analog Circuit Sizing: Manual Process



Analog Layout: Manual Process



Sizing and Layout with New Process



Case Study: Analog-Digital Converter

- Toshiba's new analog design process is based on Neolinear's NeoCircuit and NeoCell tools.
- Toshiba used these tools to automatically size and layout all the cells for a 0.14um 10-bit 1us SAR ADC.

delay

The ADC design is based on a 0.18um 7us 10-bit SAR ADC design.





Circuit Design: List of Cells

Circuit	Analysis	Specification(s)
Full-Diff Chopper	AC	DC-Gain, ft, Idd, CMFB
Comparator	Transient	Auto-zero, gain
Resistor ladder	DC	DC Accuracy, Idd
DAC	Transient	Settling time.
Constant Current	DC	lout, Idd
Source	Transient	Start-up time.
Level Shifter	Trasient	Delay, Idd
Gate Delay	Transient	Delay, Idd


hard to design manually




......




Circuit Design: Comparator Circuit 7 Transistors Stacked in 2.5V Process!




Analog Circuit Sizing with NeoCircuit



Manual Circuit Sizing vs Automated Circuit Sizing



Analog Circuit Layout with NeoCell



© Toshiba/Neolinear 2002 No copying without permission. Slide 11

Results

	Original Design	New Design	
Base Process	0.18um	0.14um	
Analog Process	0.25um	0.25um	CMP/ BIAS
Res/Speed	10-bit/7us	10-bit/1us	
ldd	0.4mA	0.5mA	
Iref	0.22mA	0.75mA	Level Shifter
Core Size	176800sqr um	184500sqr um	Digital





Results

Cell		cuit sign		yout sign	Comments
	Old	New	Old	New	
Chopper Comparator	4w	1d	3w	3d	 ✓ Difficult design ✓ 7 transistors stacked in 2.5V process
Resistor Ladder DAC	1 w	1 w	3w	n.a.	 ✓ Previous design did not meet settling time specification ✓ New design settling time requirement is 7x faster
Constant Current Bias	3d	1d	2w	0.5d	 Previous design not optimized for operating/process corner
Gate Delay	2d	0.5d	1d	n.a.	✓ Digital Circuit
Level Shifter	2d	0.5d	1d	n.a.	Digital Circuit





Conclusion: Circuit Design

	Conventional (Manual Sizing)	New (Automatic Sizing)
Design Effort	High (depends on engineer's skill)	Low (mainly computer cycles)
Quality	Usually not optimized (depends on engineer's skill)	Optimized
Docs	Block specs/results are usually unclear	Unambiguous specs, designer's intent captured, HTML-based documentation automatically generated
Reuse (e.g., Porting)	Same effort is needed for redesign as original design	Minimal effort (e.g., point to new device models)






Conclusion: Layout Design

	Conventional (Manual Layout)	New (Analog P&R)
Design Effort	High (depends on engineer's skill)	Low
Layout Quality	Good	OK (manual modification may be needed for equivalent quality)
Docs	Layout requirements are usually unclear	Unambiguous specs, layout engineer's intent captured as constraints
Reuse (e.g., Porting)	Same effort is needed for redesign as original design	Minimal effort (reuse constraints and device positions)





Conclusion: Design Effort





© Toshiba/Neolinear 2002 No copying without permission. Slide 16



Summary

- Reduced design time for initial design
- Equal or better design quality
- Designer intent is fully captured
- Reuse of analog/mixed-signal designs is now possible



