



# A New Methodology for AMS SoC Design that Enables AMS Design Reuse and Achieves Full-Custom Performance

Kazuhiro ODA<sup>1</sup>, Louis A. Prado<sup>2</sup>, and Anthony J. Gadiant<sup>2</sup>

<sup>1</sup>Toshiba Corp. 580-1, Horikawa-cho, Saiwai-ku, Kawasaki, 212-8520, JAPAN

<sup>2</sup>Neoliner, Inc., 583 Epsilon Drive Pittsburgh, PA 15238



EDP 2002 Monterey, CA






# Overview

- Background
- Circuit Design
- Layout Design
- Results
- Conclusion

# Analog Circuit Sizing: Manual Process



How do I determine M1's W?

Does W1 affect my second pole?

$$\text{gain} = -g_{m1} * (g_{ds5} || g_{ds6})$$

How can I minimize power? Area?

How does W1 affect noise?

$$I_D = (u_n C_{ox} / 2) (W1 / L1) (V_{GS} - V_{tn})^2$$

What specs does W1 affect?


Is this even the right topology?

**#\*\$%, this is hard!**

- ‡ Must solve assumption-based equations
- ‡ Manual tuning almost always required
- ‡ Manually balance tradeoffs
- ‡ Limited re-use



# Analog Layout: Manual Process



How can I be sure my devices match?  
**spacing, orientation, interdigitation**

How do I route to all of my requirements?

**crosstalk, balancing, electromigration**


How can I be sure my intent was  
communicated properly?

**#\*\$&, am I frustrated!**

- ‡ Analog layout requires skilled engineer
- ‡ Manual verification of requirements
- ‡ Manually balance tradeoffs



# Sizing and Layout with New Process




I can let NeoCircuit determine  $W_1$ ,  
 $W_2$ ,  $R_1$ ,  $C_0$ ...

NeoCell will P&R my layout according  
to my constraints.

NeoCircuit and NeoCell will help me  
make the right tradeoffs.


**This is much easier!**

- 🖥️ New analog design process captures design intent
- 🖥️ These annotations/constraints simplify technology migration and retargeting
- 🖥️ Circuit sizing and layout are automated



# Case Study: Analog-Digital Converter

- Toshiba's new analog design process is based on Neolinear's NeoCircuit and NeoCell tools.
- Toshiba used these tools to automatically size and layout all the cells for a 0.14um 10-bit 1us SAR ADC.
- The ADC design is based on a 0.18um 7us 10-bit SAR ADC design.




# Circuit Design: List of Cells

Circuit	Analysis	Specification(s)
Full-Diff Chopper Comparator	AC	DC-Gain, $I_{dd}$ , CMFB
	Transient	Auto-zero, gain
Resistor ladder DAC	DC	DC Accuracy, $I_{dd}$
	Transient	Settling time.
Constant Current Source	DC	$I_{out}$ , $I_{dd}$
	Transient	Start-up time.
Level Shifter	Transient	Delay, $I_{dd}$
Gate Delay	Transient	Delay, $I_{dd}$

hard to design  
manually

# Circuit Design: Comparator Circuit


*7 Transistors Stacked in 2.5V Process!*






# Analog Circuit Sizing with NeoCircuit

Cadence DFII




NeoCircuit  
constraint editor

sizing  
constraints




unsized  
schematic




result  
back annotation


NeoCircuit  
sizing engine



Spectre, HSPICE




# Manual Circuit Sizing vs Automated Circuit Sizing




# Analog Circuit Layout with NeoCell

Sized Schematic




layout constraints




NeoCell  
Constraint Editor




Virtuoso



device generators



export




NeoCell APR



# Results

	Original Design	New Design
Base Process	0.18um	0.14um
Analog Process	0.25um	0.25um
Res/Speed	10-bit/7us	10-bit/1us
I <sub>dd</sub>	0.4mA	0.5mA
I <sub>ref</sub>	0.22mA	0.75mA
Core Size	176800sq um	184500sq um



# Results

Cell	Circuit Design		Layout Design		Comments
	Old	New	Old	New	
Chopper Comparator	4w	1d	3w	3d	<ul style="list-style-type: none"> <li>✓ Difficult design</li> <li>✓ 7 transistors stacked in 2.5V process</li> </ul>
Resistor Ladder DAC	1w	1w	3w	n.a.	<ul style="list-style-type: none"> <li>✓ Previous design did not meet settling time specification</li> <li>✓ New design settling time requirement is 7x faster</li> </ul>
Constant Current Bias	3d	1d	2w	0.5d	<ul style="list-style-type: none"> <li>✓ Previous design not optimized for operating/process corner</li> </ul>
Gate Delay	2d	0.5d	1d	n.a.	<ul style="list-style-type: none"> <li>✓ Digital Circuit</li> </ul>
Level Shifter	2d	0.5d	1d	n.a.	<ul style="list-style-type: none"> <li>✓ Digital Circuit</li> </ul>


# Conclusion: Circuit Design

	<b>Conventional (Manual Sizing)</b>	<b>New (Automatic Sizing)</b>
<b>Design Effort</b>	High (depends on engineer's skill)	Low (mainly computer cycles)
<b>Quality</b>	Usually not optimized (depends on engineer's skill)	Optimized
<b>Docs</b>	Block specs/results are usually unclear	Unambiguous specs, designer's intent captured, HTML-based documentation automatically generated
<b>Reuse (e.g., Porting)</b>	Same effort is needed for redesign as original design	Minimal effort (e.g., point to new device models)

# Conclusion: Layout Design

	<b>Conventional (Manual Layout)</b>	<b>New (Analog P&amp;R)</b>
<b>Design Effort</b>	High (depends on engineer's skill)	Low
<b>Layout Quality</b>	Good	OK (manual modification may be needed for equivalent quality)
<b>Docs</b>	Layout requirements are usually unclear	Unambiguous specs, layout engineer's intent captured as constraints
<b>Reuse (e.g., Porting)</b>	Same effort is needed for redesign as original design	Minimal effort (reuse constraints and device positions)

# Conclusion: Design Effort







# Summary

- Reduced design time for initial design
- Equal or better design quality
- Designer intent is fully captured
- Reuse of analog/mixed-signal designs is now possible