



Introduction

- Current RTL Flow Closure Steps
 - Timing
 - Formal Verification
- Noise important and getting more important.
- Relatively new, but critical to chip success.
 - Noise failures hard to debug and happen after chip manufactured.



Sources of Noise

• IR-drop

- Power grid, needs to be designed well.
- Supply charge quickly to avoid voltage droop.
- Drain away charge quickly to avoid ground bounce.
- Inductive Noise
 - Leads used to supply power to chip.
- Capacitive Coupling
 - Transitioning signal, impacts neighbors.



- - Decreases noise margin for gates.
- Inductive Effects
 - Frequency increases, this gets worse
- Interconnect Resistance
 - As interconnect layers increase, gets worse, copper helps, but ...
- Ameliorated by decoupling cap in big drivers

Ground Bounce

- Same issues as Voltage Droop
- No clean solution, cannot decrease wire resistance (process controlled)
- Good power grid is the only solution.
- Design and place big drivers away from each other. RTLer needs to be layout aware.





- Chip frequency increases, coupling get worse.
- Normal solution is to decrease crosscoupling cap as % of total cap.
 - Use buffers (not always possible due to timing).
 - Slow down impacting signal. (can cause speed path)
 - No help for tristates.



Conclusion

- Noise big issue for ASICs going forward.
- Noise needs to be incorporated in tapeout flow.
- RTLer needs to be noise aware.
 - Coding guidelines from tools.
 - Block placement at full-chip level.
 Timing and area impact of buffer addition.
 - Multiple input switching can cause mindelay's, i.e. functional failures.



- Correct by construction libraries.
 - Decoupling cap inserted for big drivers.
 - Save packaging cost, but can increase leakage power.
- Power grid needs to be carefully designed.
 - Proper design, (reduces IR drop) makes more power available for xtors, might be able to get few extra MHz..