


how big can you dream?™



Platform-Based Co-Design and Co-Development: Experience, Methodology and Trends

Grant Martin and Jean-Yves Brunel

Cadence Berkeley and Paris

Electronic Design Processes Workshop, Monterey, April 21-23, 2002

1 CADENCE DESIGN SYSTEMS, INC.


Outline



- Design Flows
- Automotive 'Software-Software' codesign
- Multimedia Design Space Exploration
- Conclusions

2

Embedded System Development




3

Distributed Automotive Applications over networks – “Software-Software Codesign”




- Electronic Control Units (ECU's)
- Standard buses (TTP, CAN, FlexRay)
- Standard Platforms



Current Design Practices

cadence




- Integration is done too late in the car
- Tools are PER-ECU – conservative, costly, no tradeoffs

5


Virtual Integration Platform for Distributed Automotive Applications

cadence




6

Scenarios for SW-driven co-development




7

ASCET-SD imported project in VCC



8


Universal Communications Model of Bus



Example Design Flow (1): Power Window




- Definition of a behavioral diagram: Import of functional components (software projects and modules)



Design Flow (2)



- Generation of an ideal communication between the functional components
 - No delay or error handling considered.
 - **Functional co-verification**




11

Design Flow (3)



- Creation of an architectural diagram in VCC




12

Design Flow (4)



- Mapping the software modules onto the ECU
 - Either retaining the original per-ecu mapping from ASCET-SD or creating a new one




13


Design Flow(5)



- Generation of the CPU scheduling
 - Either manually or automatically in case the original scheduling is preserved



Hierarchical Scheduler




14

Design Flow (6)



- Computation Performance Simulation
 - No communication performance estimation
 - Co-verification of Computational Resource 'fit'




15

Design Flow(7)



- Design iterations
 - Re-distribution of the functionality and tuning of the scheduling




16

Design Flow(8)



- Initialization of the UCM performance model.
 - Automated generation of an initial communication matrix that carries the dependency of the functional system mapping.
- Definition of a specific bus protocol implementation
 - UCM parameterization. Definition of the communication cycle layout. Data frame definition.





17

Design Flow (9)




- Performance simulation including the bus latencies
- **Full System co-verification: both communications and computation**




18

Multimedia Applications – Design Space Exploration




19

Export Mapping Data to DataBase




20

System-Observation-Windows



For, e.g. Each MPEG Frame Measure...




t_vld process

memory


| Frame ID | Port Name | Transaction Nb | Item Nb | Actual Delay | Intra Delay |
|----------|----------------------|----------------|---------|--------------|-------------|
| 1 | Tvld_bits_In | 324 | 20,736 | 0.14 | 0.02 |
| 1 | Tvld_cmd_In | 208 | 208 | 0.13 | 0.00 |
| 1 | Tvld_prop_pic_In | 1 | 1 | 0.00 | 0.00 |
| 1 | Tvld_prop_slice_In | 36 | 36 | 0.00 | 0.00 |
| 1 | mb_OFS_Out | 1,622 | 622,704 | 6.66 | 0.65 |
| 1 | Thr_status_Out | 208 | 208 | 0.01 | 0.01 |
| 1 | Tsisc_prop_mb_Out | 1,622 | 1,622 | 0.03 | 0.03 |
| 1 | TdscMV_prop_mv_Out | 1,622 | 1,622 | 0.04 | 0.04 |
| ... | ... | ... | ... | ... | ... |
| 2 | Tvld_bits_In | 525 | 33,600 | 0.23 | 0.03 |
| 2 | Tvld_cmd_In | 206 | 206 | 0.12 | 0.00 |
| 2 | Tvld_prop_pic_In | 1 | 1 | 0.00 | 0.00 |
| 2 | Tvld_prop_slice_In | 36 | 36 | 0.00 | 0.00 |
| 2 | mb_OFS_Out | 1,619 | 621,696 | 6.53 | 0.65 |
| 2 | Thr_status_Out | 206 | 206 | 0.01 | 0.01 |
| 2 | Tsisc_prop_mb_Out | 1,619 | 1,619 | 0.03 | 0.03 |
| 2 | TdscMV_prop_mv_Out | 1,619 | 1,619 | 0.04 | 0.04 |
| 2 | TdscMV_prop_pred_Out | 1,619 | 1,619 | 0.09 | 0.09 |
| ... | ... | ... | ... | ... | ... |

SOW's



| Frame ID | Requestor | Delay Mean | Delay StDev |
|----------|--|------------|-------------|
| 1 | BehaviorIn_es_out_sender | 5.64E-06 | 3.00E-06 |
| 1 | Behavior/decodet_vld_Tvld_bits_In_receiver | 2.91E-06 | 1.20E-06 |
| 1 | Behavior/decodet_hdr_Tvld_cmd_Out_sender | 2.40E-07 | 1.17E-14 |
| 1 | Behavior/decodet_vld_Tvld_cmd_In_receiver | 2.40E-07 | 1.17E-14 |
| 1 | Behavior/decodet_hdr_Tvld_prop_pic_Out_sender | 2.16E-06 | 0.00E+00 |
| 1 | Behavior/decodet_vld_Tvld_prop_pic_In_receiver | 2.16E-06 | 0.00E+00 |
| 1 | Behavior/decodet_hdr_Tvld_prop_slice_Out_sender | 7.20E-07 | 1.22E-14 |
| ... | ... | ... | ... |
| 2 | BehaviorIn_es_out_sender | 5.64E-06 | 3.00E-06 |
| 2 | Behavior/decodet_vld_Tvld_bits_In_receiver | 2.91E-06 | 1.20E-06 |
| 2 | Behavior/decodet_hdr_Tvld_cmd_Out_sender | 2.40E-07 | 1.17E-14 |
| 2 | Behavior/decodet_vld_Tvld_cmd_In_receiver | 2.40E-07 | 1.17E-14 |
| 2 | Behavior/decodet_hdr_Tvld_prop_pic_Out_sender | 2.16E-06 | 0.00E+00 |
| 2 | Behavior/decodet_vld_Tvld_prop_pic_In_receiver | 2.16E-06 | 0.00E+00 |
| 2 | Behavior/decodet_hdr_Tvld_prop_slice_Out_sender | 7.20E-07 | 1.22E-14 |
| 2 | Behavior/decodet_vld_Tvld_prop_slice_In_receiver | 7.20E-07 | 1.22E-14 |
| ... | ... | ... | ... |

"Probe-Synch" & Observer Probes



- Probe-Synch is triggered on conditions in a behavioral block (i.e. MPEG frame decoded)
- Control up to 200 distributed observer probes of different types: i.e Memory probes, Bus probes, CPU "Delay" probes etc...
- Observer Probes record summary data at the granularity defined by the peeker


Queries 1: link Map & Simulation data



```

Calculate Average Actual & Intrinsic Communication Rates of all "YAPI"
application level Channels
SELECT simComAppYapi.sessionCounter AS frameID...,
simComAppYapi.actualDelay,...
FROM
mapComAppYapi INNER JOIN fctProc ON mapComAppYapi.srcProcID =
fctProc.ID...
WHERE
simComAppYapi.VcInstanceName)=[fctProc].[diagName] & "/" &
[fctProc].[procName];
    
```

| chanID | frameID | nbTransaction | nbItem | nbByte | actualDelay | intrinsicDelay |
|--------|---------|---------------|----------|----------|-------------|----------------|
| 2 | 3 | 5,76E+02 | 5,76E+02 | 6,91E+03 | 6,06E-04 | 6,06E-04 |
| 2 | 10 | 5,10E+01 | 5,10E+01 | 6,12E+02 | 4,56E-05 | 4,56E-05 |
| 16 | 18 | 1,62E+03 | 1,62E+03 | 4,54E+04 | 7,26E-02 | 3,54E-05 |



23

Queries 2: calculate basic Statistics







```

Calculate Average Actual & Intrinsic Communication Rates of all
"YAPI" application level Channels
SELECT DISTINCTROW
Avg([nbByte]/[actualDelay]) AS AvgOfActualRate,
StDev([nbByte]/[actualDelay]) AS StDevOfActualRate,...
Avg([nbByte]/[intraDelay]) AS AvgOfIntraRate, ... INTO
staComAppYapiRate_perChan
FROM mkStaComAppYapiRate_perChan_step1
GROUP BY chanID...;
    
```

| comAppClasses | transaction | chanID | portID | AvgOfActualRate | StDevOfActualRate | MinOfActualRate | MaxOfActualRate | AvgOfIntraRate |
|---------------|-------------|--------|--------|-----------------|-------------------|-----------------|-----------------|----------------|
| YAPI | Rd | 2 | 14 | 5,61E+06 | 5,98E+04 | 5,55E+06 | 5,77E+06 | 6,09E+06 |
| YAPI | Wr | 2 | 48 | 7,34E+06 | 1,58E+06 | 6,47E+06 | 1,21E+07 | 1,13E+07 |
| YAPI | Rd | 3 | 15 | 6,27E+07 | | 6,27E+07 | 6,27E+07 | 6,67E+07 |


24






Principal Component Analysis Characteristics


map_Diagrams.MPEG_SH2 - Principal Component Analysis - YAPI Application Level Communication



Principal Component Analysis Results on 108 Communication Channels

map_Diagrams.MPEG_SH2 - Principal Component Analysis - YAPI Application Level Communication





Conclusions



- Platform-based design is a reality in several industries
 - Particular applications drive particular methodologies
- Fixed, SW-driven platforms require co-verification approaches for derivatives
 - Automotive example
- Platform creation can make use of effective design space exploration methods
 - Multimedia example
- In future, new platform architectures and new co-development methods may be 'co-developed' to allow effective exploitation of architectural features