







Outline



- **System design**
- **SpecC design methodology**
- **Specification model**
- **Architecture model**
- **Communication model**
- **Implementation model**
- **Summary & conclusions**







Specification Model



- **High-level, abstract model**
 - Pure system functionality
 - Algorithmic behavior
 - No implementation details
- **No implicit structure / architecture**
 - Behavioral hierarchy
- **Untimed**
 - Executes in zero (logical) time
 - Causal ordering
 - Events only for synchronization



Specification Model Example




- **Simple, typical specification model**
 - Hierarchical parallel-serial composition
 - Communication through ports and variables, events

Architecture Exploration



- Component allocation / selection
- Behavior partitioning
- Variable partitioning
- Scheduling



EDP 2002: SpecC Methodology


Copyright © 2002 R. Dömer

9

Architecture Model



- Component structure/architecture
 - Top level of behavior hierarchy
- Behavioral/functional component view
 - Behaviors grouped under top-level component behaviors
 - Sequential behavior execution
- Timed
 - Estimated execution delays




EDP 2002: SpecC Methodology

Copyright © 2002 R. Dömer

10

Architecture Model Example



EDP 2002: SpecC Methodology


Copyright © 2002 R. Dömer

11

Communication Synthesis



- Bus allocation / protocol selection
- Channel partitioning
- Protocol, transducer insertion
- Inlining



EDP 2002: SpecC Methodology


Copyright © 2002 R. Dömer

12

Communication Model



- **Component & bus structure/architecture**
 - Top level of hierarchy
- **Bus-functional component models**
 - Timing-accurate bus protocols
 - Behavioral component description
- **Timed**
 - Estimated component delays




EDP 2002: SpecC Methodology

Copyright © 2002 R. Dömer

13

Communication Model Example

EDP 2002: SpecC Methodology


Copyright © 2002 R. Dömer

14

Backend




- **Clock-accurate implementation of PEs**
 - Hardware synthesis
 - Software development
 - Interface synthesis




Implementation Model



- **Cycle-accurate system description**
 - RTL description of hardware
 - Behavioral/structural FSMD view
 - Object code for processors
 - Instruction-set co-simulation
 - Clocked bus communication
 - Bus interface timing based on PE clock





Summary and Conclusions

- **SpecC system-level design methodology**
 - Specification to RTL
 - System synthesis
 - Backend
- **Four levels of abstraction**
 - Specification model: untimed, functional
 - Architecture model: estimated, structural
 - Communication model: timed, bus-functional
 - Implementation model: cycle-accurate, RTL/IS
- **Well-defined, formal models & transformations**
 - Automatic, gradual refinement
 - Executable models, testbench re-use
 - Simple verification
- **Customizable**
 - Easy integration with existing design flow

Further Information



- **Literature**
 - "SpecC: Specification Language and Methodology" by Gajski, Zhu, Dömer, Gerstlauer, Zhao, Kluwer Academic Publishers, 2000.
 - "System Design: A Practical Guide with SpecC" by Gerstlauer, Dömer, Peng, Gajski, Kluwer Academic Publishers, 2001.
 - "System-level Modeling and Design with the SpecC Language", Ph.D. Thesis R. Dömer, University of Dortmund, 2000.
- **Online**
 - SpecC web pages at UCI <http://www.cecs.uci.edu/~specc/>
 - SpecC Open Technology Consortium (STOC) <http://www.specc.org/>

EDP 2002: SpecC Methodology



Copyright © 2002 R. Dömer

19







A presentation slide titled "Introduction" in large white font. In the top right corner is the "SpecC Technology Open Consortium" logo. The main content area contains a bulleted list: "• System-on-Chip (SOC) design" and "• Increase of design complexity". Below this is a diagram of an abstraction pyramid. The pyramid is labeled "Number of components" at the top. The levels from bottom to top are: Transistor, Gate, RTL, Algorithm, and System. The number of components decreases exponentially from left to right at each level: Transistor (1E7), Gate (1E6), RTL (1E5), Algorithm (1E4), and System (1E0). To the right of the pyramid is a vertical double-headed arrow labeled "Abstraction" pointing upwards and "Accuracy" pointing downwards. At the bottom of the slide are the copyright information: "EDP 2002: SpecC Methodology", "Copyright © 2002 R. Dömer", and the page number "22".



The SpecC Model




- Traditional model
 - Processes and signals
 - Mixture of computation and communication
 - Automatic replacement impossible



The SpecC Model




- Traditional model
 - Processes and signals
 - Mixture of computation and communication
 - Automatic replacement impossible
- SpecC model
 - Behaviors and channels
 - Separation of computation and communication
 - Plug-and-play



The SpecC Model: Protocol Inlining



- Specification model
- Exploration model
- Computation in behaviors
- Communication in channels



EDP 2002: SpecC Methodology



Copyright © 2002 R. Dömer

27

The SpecC Model: Protocol Inlining



- Specification model
- Exploration model
- Computation in behaviors
- Communication in channels
- Implementation model
- Channel disappears
- Communication inlined into behaviors
- Wires exposed



EDP 2002: SpecC Methodology


Copyright © 2002 R. Dömer

28


The SpecC Model: Plug-and-Play



- Computation IP: Wrapper model



Synthesizable behavior




IP in wrapper



The SpecC Model: Plug-and-Play




- Computation IP: Wrapper model



Synthesizable behavior

replacable
at any time

Transducer




IP in wrapper

The SpecC Model: Plug-and-Play



- Computation IP: Wrapper model



- Protocol inlining with wrapper



EDP 2002: SpecC Methodology


Copyright © 2002 R. Dömer

31

The SpecC Model: Plug-and-Play



- Computation IP: Adapter model



EDP 2002: SpecC Methodology

Copyright © 2002 R. Dömer

32

The SpecC Model: Plug-and-Play

Spec Technology Open Consortium

- Computation IP: Adapter model

Synthesizable behavior → Transducer → Adapter → IP
replacable at any time

- Protocol inlining with adapter

before → after

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 33

The SpecC Model: Plug-and-Play

Spec Technology Open Consortium

- Communication IP: Channel with wrapper


Virtual channel → IP protocol channel in wrapper
replacable at any time

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 34


The SpecC Model: Plug-and-Play



- **Communication IP: Channel with wrapper**



- **Protocol inlining with hierarchical channel**




Summary



- **SpecC model**
 - PSM model of computation
 - Separation of communication and computation
 - Hierarchical network of behaviors and channels
 - Plug-and-play
- **SpecC language**
 - True superset of ANSI-C
 - ANSI-C plus extensions for HW-design
 - Support of all concepts needed in system design
 - Structural and behavioral hierarchy
 - Concurrency
 - State transitions
 - Communication
 - Synchronization
 - Exception handling
 - Timing

Conclusion



- **SpecC language**
 - Executable and synthesizable
 - Precise coverage of system language requirements
 - Orthogonal constructs for orthogonal concepts
- **Impact**
 - Adoption of SpecC in industry and academia
 - SpecC Open Technology Consortium (STOC)
- **Future**
 - Standardization effort in progress by STOC
 - Improvement with your participation

Conclusion



- **Using the SpecC language and the advanced architecture exploration capabilities of the SpecC methodology, architecture exploration is quick and easy to implement in the abstract level.**
- **Reuse can be done from the component level to the system level.**
- **Productivity gain from working at higher levels of abstraction.**