


9th IEEE/DATC Electronic Design Processes Workshop, EDP 2002

SpecC Methodology for High-Level Modeling





Rainer Dömer
Center for Embedded Computer Systems
University of California, Irvine
<http://www.cecs.uci.edu/~specc/>



Outline



- System design
- SpecC design methodology
- Specification model
- Architecture model
- Communication model
- Implementation model
- Summary & conclusions


EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 2






Specification Model

- **High-level, abstract model**
 - Pure system functionality
 - Algorithmic behavior
 - No implementation details
- **No implicit structure / architecture**
 - Behavioral hierarchy
- **Untimed**
 - Executes in zero (logical) time
 - Causal ordering
 - Events only for synchronization



EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 7


Specification Model Example




- **Simple, typical specification model**
 - Hierarchical parallel-serial composition
 - Communication through ports and variables, events

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 8

Architecture Exploration



- **Component allocation / selection**
- **Behavior partitioning**
- **Variable partitioning**
- **Scheduling**




```


    graph TD
      A([Specification model]) --> B[Architecture exploration]
      B --> C([Architecture model])
      C --> D[Communication synthesis]
      D --> E([Communication model])
      E --> F[Backend]
      F --> G([Implementation model])
  
```

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 9

Architecture Model





- **Component structure/architecture**
 - Top level of behavior hierarchy
- **Behavioral/functional component view**
 - Behaviors grouped under top-level component behaviors
 - Sequential behavior execution
- **Timed**
 - Estimated execution delays



```

    graph TD
      A([Specification model]) --> B[Architecture exploration]
      B --> C([Architecture model])
      C --> D[Communication synthesis]
      D --> E([Communication model])
      E --> F[Backend]
      F --> G([Implementation model])
  
```

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 10



Communication Model

- **Component & bus structure/architecture**
 - Top level of hierarchy
- **Bus-functional component models**
 - Timing-accurate bus protocols
 - Behavioral component description
- **Timed**
 - Estimated component delays

```

graph TD
    A([Specification model]) --> B[Architecture exploration]
    B --> C([Architecture model])
    C --> D[Communication synthesis]
    D --> E([Communication model])
    E --> F[Backend]
    F --> G([Implementation model])
    style E fill:#90EE90
    
```

EDP 2002: SpecC Methodology
Copyright © 2002 R. Dömer
13

Communication Model Example

```

graph LR
    subgraph PE1
        B1 --> v1
        v1 --> B13snd
        B13snd --> Bus
        B2 --> Bus
        Bus --> B34rcv
    end
    subgraph PE2
        Bus --> B13rcv
        B13rcv --> v1
        v1 --> B3
        B3 --> B34snd
    end
    Bus
    
```

EDP 2002: SpecC Methodology
Copyright © 2002 R. Dömer
14

Backend

SpecC Technology Open Consortium

- **Clock-accurate implementation of PEs**
 - Hardware synthesis
 - Software development
 - Interface synthesis

```

graph TD
    SM([Specification model]) --> AE[Architecture exploration]
    AE --> AM([Architecture model])
    AM --> CS[Communication synthesis]
    CS --> CM([Communication model])
    CM --> B[Backend]
    B --> IM([Implementation model])
  
```

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 15

Implementation Model



SpecC Technology Open Consortium

- **Cycle-accurate system description**
 - RTL description of hardware
 - Behavioral/structural FSM/D view
 - Object code for processors
 - Instruction-set co-simulation
 - Clocked bus communication
 - Bus interface timing based on PE clock

```

graph TD
    SM([Specification model]) --> AE[Architecture exploration]
    AE --> AM([Architecture model])
    AM --> CS[Communication synthesis]
    CS --> CM([Communication model])
    CM --> B[Backend]
    B --> IM([Implementation model])
  
```

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 16



Further Information

- **Literature**
 - "*SpecC: Specification Language and Methodology*" by Gajski, Zhu, Dömer, Gerstlauer, Zhao, Kluwer Academic Publishers, 2000.
 - "*System Design: A Practical Guide with SpecC*" by Gerstlauer, Dömer, Peng, Gajski, Kluwer Academic Publishers, 2001.
 - "*System-level Modeling and Design with the SpecC Language*", Ph.D. Thesis R. Dömer, University of Dortmund, 2000.
- **Online**
 - SpecC web pages at UCI
<http://www.cecs.uci.edu/~specc/>
 - SpecC Open Technology Consortium (STOC)
<http://www.specc.org/>

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 19




Backup Slides




- Abstraction Levels
- SpecC Model
- Plug-and-Play

Introduction



- System-on-Chip (SOC) design
- Increase of design complexity



Level	Number of components
System	1E0
Algorithm	1E1
RTL	1E2
Gate	1E3
Transistor	1E7

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 22

Introduction SpecC Technology Open Consortium

- System-on-Chip (SOC) design
- Increase of design complexity
- Move to higher levels of abstraction

The diagram illustrates the relationship between design levels and component counts. On the left, a vertical stack of levels is shown: Transistor, Gate, RTL, Algorithm, and System level. A red arrow points upwards from Transistor to System level. In the center, a pyramid represents the number of components, with levels labeled 1E0 at the top and 1E7 at the bottom. Horizontal arrows indicate the number of components at each level. On the right, two vertical arrows are shown: an upward arrow labeled 'Abstraction' and a downward arrow labeled 'Accuracy'.

Level Number of components

System level
Algorithm
RTL
Gate
Transistor

1E0
1E1
1E2
1E3
1E4
1E5
1E6
1E7

Abstraction
Accuracy

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 23

Abstraction Levels SpecC Technology Open Consortium

The flowchart shows the progression of abstraction levels. On the left, a vertical axis labeled 'Structure / Implementation detail' lists: Requirements, Functional, Structural, Bus-functional, RTL/IS, and Gate netlist. On the right, a vertical axis labeled 'Order / Timing detail' lists: Constraints, Untimed (causality), Timed (estimated), Timing-accurate, Cycle-accurate, and Gate delays. In the center, a vertical flow of green ovals represents the stages: Specification, Architecture, Communication, and Implementation, leading to Manufacturing. Arrows from 'Application domain MOCs (Matlab, SDF, etc.)' point to the Specification stage.

Structure / Implementation detail Order / Timing detail

Requirements Constraints

Functional Untimed (causality)

Structural Timed (estimated)

Bus-functional Timing-accurate

RTL/IS Cycle-accurate


Gate netlist Gate delays

Application domain MOCs (Matlab, SDF, etc.)

Specification
Architecture
Communication
Implementation
Manufacturing



EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 24

The SpecC Model SpecC Technology Open Consortium

- **Traditional model**

 - Processes and signals
 - Mixture of computation and communication
 - Automatic replacement impossible


EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 25

The SpecC Model SpecC Technology Open Consortium

- **Traditional model**

 - Processes and signals
 - Mixture of computation and communication
 - Automatic replacement impossible
- **SpecC model**

 - Behaviors and channels
 - Separation of computation and communication
 - Plug-and-play

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 26

The SpecC Model: Protocol Inlining



- **Specification model**
- **Exploration model**

B1

v1

v2


v3

B2

- Computation in behaviors
- Communication in channels

EDP 2002: SpecC Methodology
Copyright © 2002 R. Dömer
27

The SpecC Model: Protocol Inlining



- **Specification model**
- **Exploration model**

B1

v1

v2

v3

B2

- Computation in behaviors
- Communication in channels

- **Implementation model**

B1

v1

v2


v3

B2


- Channel disappears
- Communication inlined into behaviors
- Wires exposed

EDP 2002: SpecC Methodology
Copyright © 2002 R. Dömer
28

The SpecC Model: Plug-and-Play




- **Computation IP: Wrapper model**




EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 29

The SpecC Model: Plug-and-Play




- **Computation IP: Wrapper model**




EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 30

The SpecC Model: Plug-and-Play




- **Computation IP: Wrapper model**



replacable at any time

Synthesizable behavior
Transducer
IP in wrapper


- **Protocol inlining with wrapper**




before
after

EDP 2002: SpecC Methodology
Copyright © 2002 R. Dömer
31

The SpecC Model: Plug-and-Play



- **Computation IP: Adapter model**





replacable at any time


Synthesizable behavior
Transducer
Adapter
IP

EDP 2002: SpecC Methodology
Copyright © 2002 R. Dömer
32

The SpecC Model: Plug-and-Play




- Computation IP: Adapter model**



Synthesizable behavior Transducer Adapter IP
- Protocol inlining with adapter**


before after

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 33

The SpecC Model: Plug-and-Play



- Communication IP: Channel with wrapper**


Virtual channel IP protocol channel in wrapper

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 34

The SpecC Model: Plug-and-Play

SpecC Technology Open Consortium

- **Communication IP: Channel with wrapper**

Virtual channel

IP protocol channel in wrapper

- **Protocol inlining with hierarchical channel**

before

after

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 35


Summary

SpecC Technology Open Consortium

- **SpecC model**
 - PSM model of computation
 - Separation of communication and computation
 - Hierarchical network of behaviors and channels
 - Plug-and-play
- **SpecC language**
 - True superset of ANSI-C
 - ANSI-C plus extensions for HW-design
 - Support of all concepts needed in system design
 - Structural and behavioral hierarchy
 - Concurrency
 - State transitions
 - Communication
 - Synchronization
 - Exception handling
 - Timing

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 36


Conclusion



- **SpecC language**
 - Executable and synthesizable
 - Precise coverage of system language requirements
 - Orthogonal constructs for orthogonal concepts
- **Impact**
 - Adoption of SpecC in industry and academia
 - SpecC Open Technology Consortium (STOC)
- **Future**
 - Standardization effort in progress by STOC
 - Improvement with your participation

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 37

Conclusion



- **Using the SpecC language and the advanced architecture exploration capabilities of the SpecC methodology, architecture exploration is quick and easy to implement in the abstract level.**
- **Reuse can be done from the component level to the system level.**
- **Productivity gain from working at higher levels of abstraction.**

EDP 2002: SpecC Methodology Copyright © 2002 R. Dömer 38