



HDL Interoperability & IP-based System Verification

Dennis Brophy
Director of Strategic Business Development



Mixed-HDL Issues

♦ Why mix HDLs?

- Use of blocks of IP in “the other” language.
- Diversity of design teams
- Respective language strengths of VHDL and Verilog
- Legacy code (i.e. testbench environment)


“Mixed HDL already in use by 16% of design teams. Expected to grow by 30% in the next year.”

(Collett, "1999 IC/ASIC Physical Design & Layout Verification Study" April 1999)



ModelSim: the Mixed-HDL Solution

- ◆ Ability to mix languages at any level
- ◆ Single kernel simulation (no backplanes)
- ◆ Full debug into both languages (no black boxes)
- ◆ Easy instantiation of one language into the other (no wrappers)





Mixed-HDL Case 1: IP Integration

- ◆ Design in VHDL, IP in Verilog (or vice versa)
 - IP vendor might not use the same HDL as your team

```
architecture only of top is
.....
begin
block1_INST: memory
  GENERIC MAP(
    addr_size => counter_size,
    word_size => buffer_size
  )
  PORT MAP (
    clk => clk,
    addr => addr,
    data => data,
    rw => rw,
    strb => strb,
    rdy => rdv  );

```

VHDL instantiating Verilog

```
module memory(clk, addr, data, rw,
strb, rdy);
  input clk, addr, rw, strb;
  output rdy;
  inout data;

  parameter addr_size = 8
  parameter word_size = 16

  reg [`word_size-1:0] data_r;
```



Mixed-HDL Case 2: Legacy Testbench

- ◆ Design team wants to use testbench/regression content from previous design
- ◆ Also wants to use a different HDL for next generation components

```
module cache(clk, paddr, pdata, prw, pstrb, pldy);
    input    clk, paddr, prw, pstrb;
    output   pldy;

    reg [3:0] oen, wen;
    wire hit0, hit1, hit2;

    /****** Cache sets *****/
    cache_set #(8,5) s0(paddr, pdata, hit0, oen0,
    wen0);
    cache_set #(8,5) s1(paddr, pdata, hit1, oen1,
    wen1);
```

Verilog instantiating VHDL


```
library ieee;
use ieee.std_logic_1164.all;
use work.std_logic_util.all;

entity cache_set is
generic(
    addr_size : integer := 8;
    set_size  : integer := 5
);
port (addr: in
      std_logic_vector(7 downto 0);
      data: inout
      std_logic_vector(15 downto 0);
      hit: out  std_logic;
      oen: in   std_logic;
      wen: in   std_logic
);
end cache_set;
```



Mixed-HDL Verification Alternatives


- ◆ **Single Kernel**
 - Highest capacity, performance, full debug and analysis
- ◆ **Model import**
 - One user-interface
 - Two kernels, no debugging within foreign model
- ◆ **Backplane**
 - Only solution for Analog-Digital
 - Comm. overhead, 2 User I/F, Time synch, limited design capacity





Model Import Capability


- ◆ Extends behavior through master-slave relationship between two simulators
- ◆ Master simulator's User-Interface used to debug both languages
 - Each model requires wrapper architecture manually entered
 - Behavior of imported model visible only through external pins





Backplane Technology


- ◆ **Viable for some applications such as Analog/Mixed Signal**
 - Limits simulator design capacity
 - Performance limitations due to communication overhead
 - Two user interfaces for debugging, requires expertise in both simulators
 - Synchronization issues






Single Kernel Mixed HDL Simulator

- ◆ Single simulator kernel
 - Single debugger and User Interface
 - Maximum performance and design capacity
 - 4x to 10x faster than existing co-simulation alternatives



Mixed Language Simulation



- ✓ Single-kernel
- ✓ Freedom of instantiation
- ✓ Full debug at any level
- ✓ No wrappers



ModelSim Core Features

- ◆ Single kernel VHDL, Verilog, or mixed-HDL simulation
- ◆ Optimized Direct Compiled Code Architecture
 - Platform & Version Independence



- ◆ Complete Standards support
- ◆ Fast, comprehensive debugging through the GUI
- ◆ Protected use & distribution of IP models



Instantiation

VHDL source code, uses Verilog module

```
library IEEE;
use IEEE.std_logic_1164.all;
entity adderN is
    generic(N:integer :=16);
    port( a : in std_logic_vector(N downto 1);
          b : in std_logic_vector(N downto 1);
          cin : in std_logic;
          sum : out std_logic_vector(N downto 1);
          cout : out std_logic);
end adderN;

-- struct. implementation of N-bit adder

signal carry : std_logic_vector(0 to N);
begin
    carry(0) <= cin;
    cout      <= carry(N);
-- instantiate single bit adder N times
gen: for I in 1 to N generate
    add: adder port map(
        a => a(I),
        b => b(I),
        cin => carry(I-1),
        sum => sum(I),
        cout => carry(I));
end generate;
```

Verilog adder module

```
module adder (a,b,cin,sum,cout);
    input a;
    input b;
    input cin;
    output sum;
    output cout;
    assign {cout,sum} = a+b+cin;
end module
```

Note that the powerful “generate” statement of VHDL is being used to replicate a Verilog single bit adder 16 times.


The designer can use any logic value system, including the full 134 states supported by Verilog if desired. Here, the IEEE std logic system is in use.

With ModelSim, Verilog code can be inside VHDL code and vice-versa, to any degree.



Debugging



- ◆ Structure Chart enables hierarchical view of Design
- ◆ VHDL structures identified with square
- ◆ Verilog modules identified by Circles.
- ◆ Dynamic linking of debug windows simplify debugging





Dynamic Linking


- ◆ Selection within the structure, signal, variable, dataflow , or process window automatically updates dynamically linked windows.
- ◆ Selected signals easily added to wave, list, and process window







Dataflow Window

- ◆ Locate cause of design problem
- ◆ Displays signals traversing design hierarchy
- ◆ Displays inputs and outputs of a specific process
- ◆ Select processes and dynamically update debugging windows
 - Source, structure, process, and variable window











Waveform Display

- ◆ Displays enumerated data types or Verilog signal values
- ◆ Expandable view
- ◆ Interactive measurements signal management
- ◆ Displays digital and analog waveforms



HDL Design Simulation Flow





Forging Industry-wide HDL Interoperability

- ◆ Define interoperability
 - Design Unit
 - PLI
 - VCD
 - SDF
- ◆ Each language can instantiate design units from the other language
- ◆ Define event management
 - One event manager
 - One simulation engine
- ◆ Benefit
 - Either VHDL or Verilog can be design master
 - Can freely switch from VHDL to Verilog through out design hierarchy



Interoperability Details

- ◆ VHDL Design Unit objects
 - entity/architecture pairs
 - inputs
 - outputs
 - generics
- ◆ Verilog Design Unit objects
 - modules
 - inputs
 - outputs
 - parameters



Interoperability Details

- ◆ Define cross-HDL instantiations, adaptations and data type conversion
- ◆ Define subset of connected Verilog nets / VHDL signals
 - VHDL signals connected to Verilog
 - bit
 - bit_vector,
 - std_logic
 - std_logic_vector
 - State/Strength Mapping defined with user override capability
 - VHDL Generic values are passed to Verilog parameters



Next Steps

- ◆ United OVI*/VI** TSC Reviewing proposal
 - Anticipate Technical Sub-Committee (TSC) authorization Q4-99
 - Use current de facto technology to seed effort
 - Work with IEEE working groups when complete
- ◆ IEC TC 93 WG 2 championing interoperability
- ◆ How can you participate?
 - Contact Dennis Brophy:
 - Email: dennisb@model.com
 - Tel: +1 (503) 526-1694
 - Fax: +1 (503) 526-5465

* Open Verilog International

** VHDL International



Conclusion

- ◆ Design drives verification
 - Multiple languages for teams to use
 - Verification must embrace them all
- ◆ IP-based design drives multiple language use
- ◆ Testbench re-use drives multiple language use
- ◆ Industry standards groups should address design language interoperability issues